{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:37:36Z","timestamp":1725716256287},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783642364235"},{"type":"electronic","value":"9783642364242"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-642-36424-2_27","type":"book-chapter","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T10:56:45Z","timestamp":1360580205000},"page":"317-328","source":"Crossref","is-referenced-by-count":2,"title":["Separable 2D Convolution with Polymorphic Register Files"],"prefix":"10.1007","author":[{"given":"C\u0103t\u0103lin B.","family":"Ciobanu","sequence":"first","affiliation":[]},{"given":"Georgi N.","family":"Gaydadjiev","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","unstructured":"ITRS: International Technology Roadmap for Semiconductors. Online, 2011 edn., http:\/\/www.itrs.net\/"},{"key":"27_CR2","unstructured":"Akdemir, K., et al.: Breakthrough AES Performance with Intel AES New Instructions. White paper, 12 pages (June 2010), http:\/\/communities.intel.com\/docs\/DOC-5003"},{"issue":"15","key":"27_CR3","first-page":"1","volume":"10","author":"L. Gwennap","year":"1996","unstructured":"Gwennap, L.: Digital, MIPS Add Multimedia Extensions. Microdesign Resources\u00a010(15), 1\u20135 (1996)","journal-title":"Microdesign Resources"},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Buchholz, W.: The IBM System\/370 vector architecture. IBM Systems Journal, 51\u201362 (1986)","DOI":"10.1147\/sj.251.0051"},{"issue":"6","key":"27_CR5","first-page":"1","volume":"12","author":"L. Gwennap","year":"1998","unstructured":"Gwennap, L.: AltiVec Vectorizes PowerPC. Microprocessor Report\u00a012(6), 1\u20135 (1998)","journal-title":"Microprocessor Report"},{"key":"27_CR6","unstructured":"IBM. Cell BE Programming Handbook Including the PowerXCell 8i Processor, 1.11 edn. (May 2008)"},{"issue":"5","key":"27_CR7","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2010.79","volume":"30","author":"A. Ramirez","year":"2010","unstructured":"Ramirez, A., Cabarcas, F., Juurlink, B., Alvarez Mesa, M., Sanchez, F., Azevedo, A., Meenderinck, C., Ciobanu, C., Isaza, S., Gaydadjiev, G.: The SARC Architecture. IEEE Micro\u00a030(5), 16\u201329 (2010); ISSN 0272-1732","journal-title":"IEEE Micro"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Ciobanu, C., Kuzmanov, G.K., Ramirez, A., Gaydadjiev, G.N.: A Polymorphic Register File for Matrix Operations. In: Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS 2010), pp. 241\u2013249 (July 2010)","DOI":"10.1109\/ICSAMOS.2010.5642059"},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"Ciobanu, C., Kuzmanov, G.K., Gaydadjiev, G.N.: On Implementability of Polymorphic Register Files. In: Proceedings of the 7th Int. Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2012), pp. 1\u20136 (2012)","DOI":"10.1109\/ReCoSoC.2012.6322873"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Ciobanu, C., Kuzmanov, G.K., Gaydadjiev, G.N.: Scalability Study of Polymorphic Register Files. In: Proceedings of the 15th Euromicro Conference on Digital System Design (DSD 2012), pp. 803\u2013808 (2012)","DOI":"10.1109\/DSD.2012.116"},{"key":"27_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"13","DOI":"10.1007\/978-3-642-19137-4_2","volume-title":"Architecture of Computing Systems - ARCS 2011","author":"C.B. Ciobanu","year":"2011","unstructured":"Ciobanu, C.B., Martorell, X., Kuzmanov, G.K., Ramirez, A., Gaydadjiev, G.N.: Scalability Evaluation of a Polymorphic Register File: A CG Case Study. In: Berekovic, M., Fornaciari, W., Brinkschulte, U., Silvano, C. (eds.) ARCS 2011. LNCS, vol.\u00a06566, pp. 13\u201325. Springer, Heidelberg (2011)"},{"key":"27_CR12","unstructured":"Asanovi\u0107, K.: Vector Microprocessors. PhD thesis, University of California at Berkeley (1998)"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S.: Multimedia rectangularly addressable memory. IEEE Transactions on Multimedia, 315\u2013322 (2006)","DOI":"10.1109\/TMM.2005.864345"},{"issue":"5","key":"27_CR14","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1109\/TC.1982.1676014","volume":"C-31","author":"D.J. Kuck","year":"1982","unstructured":"Kuck, D.J., Stokes, R.A.: The Burroughs Scientific Processor (BSP). IEEE Transactions on Computers\u00a0C-31(5), 363\u2013376 (1982); ISSN 0018-9340","journal-title":"IEEE Transactions on Computers"},{"key":"27_CR15","unstructured":"Juurlink, B.H.H., Cheresiz, D., Vassiliadis, S., Wijshoff, H.A.G.: Implementation and Evaluation of the Complex Streamed Instruction Set. In: Int. Conf. on Parallel Architectures and Compilation Techniques (PACT), pp. 73\u201382 (2001)"},{"key":"27_CR16","unstructured":"Panda, D.K., Hwang, K.: Reconfigurable Vector Register Windows for Fast Matrix Computation on the Orthogonal Multiprocessor. In: Proc. of the Int. Conference on Application Specific Array Processors, September 5-7, pp. 202\u2013213 (1990)"},{"key":"27_CR17","doi-asserted-by":"crossref","unstructured":"Corbal, J., Espasa, R., Valero, M.: MOM: a Matrix SIMD Instruction Set Architecture for Multimedia Applications. In: Proceedings of the ACM\/IEEE SC 1999 Conference, pp. 1\u201312 (1999)","DOI":"10.1145\/331532.331547"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Shahbahrami, A., Juurlink, B.H.H., Vassiliadis, S.: Matrix Register File and Extended Subwords: Two Techniques for Embedded Media Processors. In: Proc. of the 2nd ACM Int. Conf. on Computing Frontiers, pp. 171\u2013180 (May 2005)","DOI":"10.1145\/1062261.1062291"},{"key":"27_CR19","doi-asserted-by":"crossref","unstructured":"Park, J., Park, S.-B., Balfour, J.D., Black-Schaffer, D., Kozyrakis, C., Dally, W.J.: Register Pointer Architecture for Efficient Embedded Processors. In: Proceedings of on Design, Automation and Test in Europe, DATE 2007, San Jose, CA, USA, pp. 978\u2013973. EDA Consortium (2007) ISBN 978-3-9810801-2-4","DOI":"10.1109\/DATE.2007.364659"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Wong, S., Anjam, F., Nadeem, M.F.: Dynamically Reconfigurable Register File for a Softcore VLIW Processor. In: Proceedings of the Design, Automation and Test in Europe Conference (DATE 2010), pp. 969\u2013972 (March 2010)","DOI":"10.1109\/DATE.2010.5456908"},{"key":"27_CR21","unstructured":"Wong, S.C., Jasiunas, M., Kearney, D.: Fast 2D Convolution Using Reconfigurable Computing. In: Proceedings of the Eighth International Symposium on Signal Processing and Its Applications, August 28-31, vol.\u00a02, pp. 791\u2013794 (2005)"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Lee, J.-J., Song, G.-Y.: Super-Systolic Array for 2D Convolution. In: 2006 IEEE Region 10 Conference on TENCON 2006, pp. 1\u20134 (November 2006)","DOI":"10.1109\/TENCON.2006.343739"},{"key":"27_CR23","doi-asserted-by":"crossref","unstructured":"Hecht, V., Ronner, K.: An Advanced Programmable 2D-Convolution Chip for Real Time Image Processing. In: IEEE International Sympoisum on Circuits and Systems, vol.\u00a04, pp. 1897\u20131900 (June 1991)","DOI":"10.1109\/ISCAS.1991.176778"},{"issue":"2","key":"27_CR24","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/L-CA.2007.12","volume":"6","author":"D. August","year":"2007","unstructured":"August, D., Chang, J., et al.: UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development. IEEE Comput. Archit. Lett.\u00a06(2), 45\u201348 (2007); ISSN 1556-6056","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"11","key":"27_CR25","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TC.2004.104","volume":"53","author":"S. Vassiliadis","year":"2004","unstructured":"Vassiliadis, S., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Panainte, E.M.: The molen polymorphic processor. IEEE Transactions on Computers\u00a053(11), 1363\u20131375 (2004); ISSN 0018-9340.","journal-title":"IEEE Transactions on Computers"},{"key":"27_CR26","unstructured":"Podlozhnyuk, V.: Image Convolution with CUDA. Online (June 2007), developer.download.nvidia.com\/compute\/cuda\/1.1-Beta\/x86_64_website\/projects\/convolutionSeparable\/doc\/convolutionSeparable.pdf"},{"key":"27_CR27","unstructured":"TESLA C2050 \/ C2070 GPU Computing Processor. Supercomputing at 1\/10th of the Cost. Online, www.nvidia.com\/docs\/IO\/43395\/NV_DS_Tesla_C2050_C2070_jul10_lores.pdf"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2013"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-642-36424-2_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,5]],"date-time":"2024-05-05T20:11:12Z","timestamp":1714939872000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-642-36424-2_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783642364235","9783642364242"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-642-36424-2_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}  <script>parent.window.postMessage('ixistenz.url:https://api.crossref.org/works/10.1007%2F978-3-642-36424-2_27', '*'); </script> <div id='browserdiffcontainer' style='position: fixed; right: 10px; top: 10vh; min-width: 60px;  border: 1px solid white; background: rgb(251, 189, 0);; opacity: 0.9; font-family: helvetica, arial, sans serif;  font-size: 12px; z-index: 20001; padding-bottom: 20px;'><div onclick="toggle('browserdiffcontainerlist'); return false;" style='background: rgb(151, 89, 0);; color: white; '><strong>&nbsp; <span class='glyphicon glyphicon-minus'></span> NODES</strong></div><div id='browserdiffcontainerlist' style='padding-left: 10px; padding-right: 5px; max-height: 50vh; overflow: auto; '><div><a href='#diffid123' style='color: white;' onClick="parent.window.postMessage('ixistenz.opendiff:123', '*');; return false;" style='text-decoration: none; '>INTERN </a> <a style='color: white;' href='#diffid123'><sup>4</sup></a></div><div><a href='#diffid878' style='color: white;' onClick="parent.window.postMessage('ixistenz.opendiff:878', '*');; return false;" style='text-decoration: none; '>Note </a> <a style='color: white;' href='#diffid878'><sup>2</sup></a></div><div><a href='#diffid115' style='color: white;' onClick="parent.window.postMessage('ixistenz.opendiff:115', '*');; return false;" style='text-decoration: none; '>Project </a> <a style='color: white;' href='#diffid115'><sup>1</sup></a></div></div></div>
<script>
function toggle( divname ) {
  var x = document.getElementById( divname );
  if (x.style.display === 'none') {
    x.style.display = 'block';
  } else {
    x.style.display = 'none';
  }
} </script>