{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:18:05Z","timestamp":1725535085680},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/cahpc.2018.8645874","type":"proceedings-article","created":{"date-parts":[[2019,2,21]],"date-time":"2019-02-21T23:19:26Z","timestamp":1550791166000},"page":"140-147","source":"Crossref","is-referenced-by-count":1,"title":["Towards a Single-Host Many-GPU System"],"prefix":"10.1109","author":[{"given":"Ming-Hung","family":"Chen","sequence":"first","affiliation":[]},{"given":"I.-Hsin","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Bulent","family":"Abali","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Crumley","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2172\/1090032"},{"journal-title":"IBM Power System AC922","year":"2017","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964194"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.62"},{"journal-title":"Power Systems S822LC for High Performance Computing with POWER8 CPUs and 4 NVIDIA P100 GPUs","year":"2016","key":"ref14"},{"journal-title":"Introducing Big Basin Our next-generation AI hardware","year":"2017","author":"lee","key":"ref15"},{"journal-title":"PCIe Expansion","year":"2015","key":"ref16"},{"journal-title":"Falconwitch PS1816","year":"2017","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.71"},{"journal-title":"In-datacenter performance analysis of a tensor processing unit","year":"2017","author":"jouppi","key":"ref4"},{"journal-title":"Tensor Computing Processor BM1680","year":"2018","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.11"},{"journal-title":"Intel Movidius Myriad X VPU","year":"2017","key":"ref5"},{"journal-title":"software available from tensorfiow org","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"journal-title":"ASIC chip","year":"2018","key":"ref2"},{"journal-title":"NVIDIA DGX Systems","year":"2018","key":"ref1"},{"journal-title":"Deep residual learning for image recognition","year":"2015","author":"he","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503299"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2012.12"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.19"},{"journal-title":"CUDA by Example An Introduction to General-Purpose GPU Programming","year":"2010","author":"sanders","key":"ref23"}],"event":{"name":"2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)","start":{"date-parts":[[2018,9,24]]},"location":"Lyon, France","end":{"date-parts":[[2018,9,27]]}},"container-title":["2018 30th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638685\/8645847\/08645874.pdf?arnumber=8645874","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T22:57:57Z","timestamp":1553554677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645874\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/cahpc.2018.8645874","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}