{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:35:04Z","timestamp":1730277304572,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,7,1]],"date-time":"2024-07-01T00:00:00Z","timestamp":1719792000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["101069732"],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,7,1]]},"DOI":"10.1109\/isvlsi61997.2024.00063","type":"proceedings-article","created":{"date-parts":[[2024,9,25]],"date-time":"2024-09-25T17:27:50Z","timestamp":1727285270000},"page":"307-312","source":"Crossref","is-referenced-by-count":0,"title":["Side-Channel and Fault Resistant ASCON Implementation: A Detailed Hardware Evaluation"],"prefix":"10.1109","author":[{"given":"Aneesh","family":"Kandi","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Madras,India"}]},{"given":"Anubhab","family":"Baksi","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore"}]},{"given":"Peizhou","family":"Gan","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore"}]},{"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[{"name":"T&#x00E9;l&#x00E9;com Paris, Secure-Ic, Cesson-S&#x00E9;vign&#x00E9;, France,Paris,France"}]},{"given":"Tom\u00e1\u0161","family":"Gerlich","sequence":"additional","affiliation":[{"name":"Brno University of Technology,Brno,Czechia"}]},{"given":"Jakub","family":"Breier","sequence":"additional","affiliation":[{"name":"TTControl GmbH,Vienna,Austria"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore"}]},{"given":"Ritu Ranjan","family":"Shrivastwa","sequence":"additional","affiliation":[{"name":"T&#x00E9;l&#x00E9;com Paris, Secure-Ic, Cesson-S&#x00E9;vign&#x00E9;, France,Paris,France"}]},{"given":"Zden\u011bk","family":"Martin\u00e1sek","sequence":"additional","affiliation":[{"name":"Brno University of Technology,Brno,Czechia"}]},{"given":"Shivam","family":"Bhasin","sequence":"additional","affiliation":[{"name":"Nanyang Technological University,Singapore"}]}],"member":"263","reference":[{"volume-title":"Submission to NIST","year":"2019","author":"Dobraunig","key":"ref1"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-6783-0","volume-title":"Advanced DPA Theory and Practice: Towards the Security Limits of Secure Embedded Circuits","author":"Peeters","year":"2013"},{"key":"ref3","first-page":"99","volume-title":"Side Channel Attack","author":"Baksi","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3530054"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC56010.2022.9908100"},{"key":"ref6","first-page":"1","article-title":"Evaluating the Performance of ASCON Lightweight Authenticated Encryption for AI-Enabled IoT Devices","volume-title":"2022 TRON Symposium (TRONSHOW)","author":"Khan"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iSES54909.2022.00048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.10.006"},{"volume-title":"Efficient Low-Latency Masking of ASCON without Fresh Randomness","year":"2023","author":"Prasad","key":"ref9"},{"key":"ref10","first-page":"141","article-title":"Three Input Exclusive-OR Gate Support for Boyar-Peraltas Algorithm","volume-title":"INDOCRYPT","volume":"13143","author":"Baksi","year":"2021"},{"key":"ref11","first-page":"747","article-title":"More inputs makes difference: Implementations of linear layers using gates with more than two inputs","author":"Liu","year":"2022","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref12","article-title":"Quantum Implementation of ASCON Linear Layer","author":"Roy","year":"2023","journal-title":"Cryptology ePrint Archive, Paper 2023\/617"},{"volume-title":"Threshold Implementations As Countermeasure Against Higher-Order Differential Power Analysis","year":"2015","author":"Bilgin","key":"ref13"},{"volume-title":"Power and electro-magnetic side-channel attacks: Threats and countermeasures","year":"2010","author":"Lomne","key":"ref14"},{"key":"ref15","article-title":"Enabling 3-share threshold implementations for any 4-bit s-box","author":"Kutzner","year":"2012","journal-title":"Cryptology ePrint Archive, Report 2012\/510"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tifs.2019.2957974"},{"journal-title":"Cryptology ePrint Archive, Paper 2023\/633,2023","article-title":"From substitution box to threshold","author":"Baksi","key":"ref17"},{"key":"ref18","article-title":"A Novel Duplication Based Countermeasure To Statistical Ineffective Fault Analysis","author":"Baksi","year":"2020","journal-title":"Cryptology ePrint Archive, Report 2020\/1268"},{"key":"ref19","article-title":"Feeding three birds with one scone: A generic duplication based countermeasure to fault attacks (extended version)","author":"Baksi","year":"2020","journal-title":"Cryptology ePrint Archive, Paper 2020\/1542"}],"event":{"name":"2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","start":{"date-parts":[[2024,7,1]]},"location":"Knoxville, TN, USA","end":{"date-parts":[[2024,7,3]]}},"container-title":["2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10682594\/10682614\/10682712.pdf?arnumber=10682712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,26]],"date-time":"2024-09-26T05:59:05Z","timestamp":1727330345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10682712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isvlsi61997.2024.00063","relation":{},"subject":[],"published":{"date-parts":[[2024,7,1]]}}}  <script>parent.window.postMessage('ixistenz.url:https://api.crossref.org/works/10.1109%2FISVLSI61997.2024.00063', '*'); </script> <div id='browserdiffcontainer' style='position: fixed; right: 10px; top: 10vh; min-width: 60px;  border: 1px solid white; background: rgb(251, 189, 0);; opacity: 0.9; font-family: helvetica, arial, sans serif;  font-size: 12px; z-index: 20001; padding-bottom: 20px;'><div onclick="toggle('browserdiffcontainerlist'); return false;" style='background: rgb(151, 89, 0);; color: white; '><strong>&nbsp; <span class='glyphicon glyphicon-minus'></span> NODES</strong></div><div id='browserdiffcontainerlist' style='padding-left: 10px; padding-right: 5px; max-height: 50vh; overflow: auto; '><div><a href='#diffid117' style='color: white;' onClick="parent.window.postMessage('ixistenz.opendiff:117', '*');; return false;" style='text-decoration: none; '>chat </a> <a style='color: white;' href='#diffid117'><sup>1</sup></a></div></div></div>
<script>
function toggle( divname ) {
  var x = document.getElementById( divname );
  if (x.style.display === 'none') {
    x.style.display = 'block';
  } else {
    x.style.display = 'none';
  }
} </script>