{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:13:10Z","timestamp":1730301190559,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tsp.2018.8441386","type":"proceedings-article","created":{"date-parts":[[2018,8,23]],"date-time":"2018-08-23T22:08:21Z","timestamp":1535062101000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Hardware-Accelerated Twofish Core for FPGA"],"prefix":"10.1109","author":[{"given":"David","family":"Smekal","sequence":"first","affiliation":[]},{"given":"Jan","family":"Hajny","sequence":"additional","affiliation":[]},{"given":"Zdenek","family":"Martinasek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"A compact 128-bits symmetric cryptography hardware module","author":"gomes","year":"2016","journal-title":"International Conference on Information Technology and Electrical Engineering"},{"journal-title":"Fast implementations of secret-key block ciphers using mixed inner- and outer-round pipelining","year":"2001","author":"chodowiec","key":"ref3"},{"key":"ref6","first-page":"62","article-title":"Fpga implementation for real time encryption engine for real time video","author":"patil","year":"2010","journal-title":"Proceedings of the 14th WSEAS international conference on Circuits World Scientific and Engineering Academy and Society (WSEAS)"},{"key":"ref5","first-page":"ii-356","article-title":"Vlsi architecture design and implementation for twofish block cipher","volume":"2","author":"lai","year":"2002","journal-title":"2002 IEEE International Symposium on Circuits and Systems Proceedings (Cat No 02CH37353)"},{"year":"1998","author":"schneier","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2016.12.075"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.5120\/5773-6002","article-title":"Performance analysis of rc 6, twofish and rijndael block cipher algorithms","volume":"42","author":"verma","year":"2012","journal-title":"International Journal of Computer Applications (0975–8887)"},{"article-title":"Netcope technologies - fpga boards, fpga development kit","year":"0","author":"technologies","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CSNT.2011.160"}],"event":{"name":"2018 41st International Conference on Telecommunications and Signal Processing (TSP)","start":{"date-parts":[[2018,7,4]]},"location":"Athens","end":{"date-parts":[[2018,7,6]]}},"container-title":["2018 41st International Conference on Telecommunications and Signal Processing (TSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8419443\/8441166\/08441386.pdf?arnumber=8441386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:03:54Z","timestamp":1643213034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8441386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/tsp.2018.8441386","relation":{},"subject":[],"published":{"date-parts":[[2018,7]]}}}
  NODES
INTERN 6