{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T17:51:17Z","timestamp":1725299477790},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180093","type":"journal-article","created":{"date-parts":[[2018,2,21]],"date-time":"2018-02-21T22:18:49Z","timestamp":1519251529000},"page":"20180093-20180093","source":"Crossref","is-referenced-by-count":9,"title":["A low-overhead RO PUF design for Xilinx FPGAs"],"prefix":"10.1587","volume":"15","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[{"name":"School of Computer Science, Beijing University of Posts and Telecommunications"},{"name":"College of Information and Technology, Beijing University of Chemical Technology"}]},{"given":"Jingdong","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Information and Technology, Beijing University of Chemical Technology"}]},{"given":"Ruonan","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Information and Technology, Beijing University of Chemical Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] C. Herderet al.: \u201cPhysical unclonable functions and applications: A tutorial,\u201d Proc. IEEE 102<\/b> (2014) 1126 (DOI: 10.1109\/JPROC.2014.2320516).","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] C.-H. Changet al.: \u201cA retrospective and a look forward: Fifteen years of physical unclonable function advancement,\u201d IEEE Circuits Syst. Mag. 17<\/b> (2017) 32 (DOI: 10.1109\/MCAS.2017.2713305).","DOI":"10.1109\/MCAS.2017.2713305"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Maiti and P. Schaumont: \u201cImproved ring oscillator PUF: An FPGA-friendly secure primitive,\u201d J. Cryptol. 24<\/b> (2011) 375 (DOI: 10.1007\/s00145-010-9088-4).","DOI":"10.1007\/s00145-010-9088-4"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Yuet al.: \u201cImproving RO PUF design using frequency distribution characteristics,\u201d IEICE Electron. Express 12<\/b> (2015) 20141043 (DOI: 10.1587\/elex.12.20141043).","DOI":"10.1587\/elex.12.20141043"},{"key":"5","unstructured":"[5] B. Gassend, et al.<\/i>: \u201cSilicon physical random functions,\u201d Proc. ACM CCS (2002) 148 (DOI: 10.1145\/586131.586132)."},{"key":"6","unstructured":"[6] S. V. Sandeep Avvaru, et al.<\/i>: \u201cEstimating delay differences of arbiter PUFs using silicon data,\u201d Proc. ACM\/IEEE DATE (2016) 543 (DOI: 10.3850\/9783981537079_0926)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] N. Tumugantiet al.: \u201cNovel TCAM-based PUF with improved reliability for hardware-entangled security,\u201d IEICE Electron. Express 14<\/b> (2017) 20170716 (DOI: 10.1587\/elex.14.20170716).","DOI":"10.1587\/elex.14.20170716"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] X. Xuet al.: \u201cA highly reliable butterfly PUF in SRAM-based FPGAs,\u201d IEICE Electron. Express 14<\/b> (2017) 20170551 (DOI: 10.1587\/elex.14.20170551).","DOI":"10.1587\/elex.14.20170551"},{"key":"9","unstructured":"[9] X. Xin, et al.<\/i>: \u201cA configurable ring-oscillator based PUF for Xilinx FPGAs,\u201d Proc. IEEE DSD (2011) 703 (DOI: 10.1109\/dsd.2011.88)."},{"key":"10","unstructured":"[10] G. E. Suh and S. Devadas: \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d Proc. ACM\/IEEE DAC (2007) 9 (DOI: 10.1109\/dac.2007.375043)."},{"key":"11","unstructured":"[11] A. Maiti and P. Schaumont: \u201cImproving the quality of a physical unclonable function using configurable ring oscillators,\u201d Proc. IEEE FPL (2009) 703 (DOI: 10.1109\/fpl.2009.5272361)."},{"key":"12","unstructured":"[12] J. Zhang: \u201cResearch and design of FPGA-based low overhead RO PUF,\u201d Master Dissertation, Beijing University of Chemical Technology, Beijing (2017)."},{"key":"13","unstructured":"[13] M. Gao, et al.<\/i>: \u201cA highly flexible ring oscillator PUF,\u201d Proc. ACM\/IEEE DAC (2014) 9 (DOI: 10.1145\/2593069.2593072)."},{"key":"14","unstructured":"[14] J. Zhang, et al.<\/i>: \u201cDesign and implementation of a delay-based PUF for FPGA IP Protection,\u201d Proc. IEEE CADGraphics (2013) 107 (DOI: 10.1109\/CADGraphics.2013.22)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. Zhanget al.: \u201cA PUF-FSM binding scheme for FPGA IP protection and pay-per-device licensing,\u201d IEEE Trans. Inf. Forensics Security 10<\/b> (2015) 1137 (DOI: 10.1109\/TIFS.2015.2400413).","DOI":"10.1109\/TIFS.2015.2400413"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/5\/15_15.20180093\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,10]],"date-time":"2018-03-10T04:57:46Z","timestamp":1520657866000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/5\/15_15.20180093\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":15,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180093","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}
  NODES