{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T17:57:04Z","timestamp":1648663024638},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180160","type":"journal-article","created":{"date-parts":[[2018,5,31]],"date-time":"2018-05-31T22:42:19Z","timestamp":1527806539000},"page":"20180160-20180160","source":"Crossref","is-referenced-by-count":1,"title":["An effective structure and flow for pre-bond TSV test"],"prefix":"10.1587","volume":"15","author":[{"given":"Songwei","family":"Pei","sequence":"first","affiliation":[{"name":"School of Computer Science, Beijing University of Posts and Telecommunications"},{"name":"College of Information and Technology, Beijing University of Chemical Technology"}]},{"given":"Song","family":"Jin","sequence":"additional","affiliation":[{"name":"Department of Electronic and Communication Engineering, North China Electric Power University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] T. Lu, <i>et al.<\/i>: \u201cTSV-based 3-D ICs: Design methods and tools,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>36<\/b> (2017) 1593 (DOI: 10.1109\/TCAD.2017.2666604).","DOI":"10.1109\/TCAD.2017.2666604"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Koyanagi, <i>et al.<\/i>: \u201cRecent progress in 3D integration technology,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20152001 (DOI: 10.1587\/elex.12.20152001).","DOI":"10.1587\/elex.12.20152001"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. H. Jung, <i>et al.<\/i>: \u201cThrough silicon via (TSV) defect modeling, measurement, and analysis,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>7<\/b> (2017) 138 (DOI: 10.1109\/TCPMT.2016.2631731).","DOI":"10.1109\/TCPMT.2016.2631731"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K. Shen, <i>et al.<\/i>: \u201cReconfigured test architecture optimization for TSV-based three-dimensional SoCs,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140661 (DOI: 10.1587\/elex.11.20140661).","DOI":"10.1587\/elex.11.20140661"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Pei, <i>et al.<\/i>: \u201cOn-chip ring oscillator based scheme for TSV delay measurement,\u201d Proc. IEEE ATS (2017) 7 (DOI: 10.1109\/ATS.2017.15).","DOI":"10.1109\/ATS.2017.15"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P.-Y. Chen, <i>et al.<\/i>: \u201cOn-chip TSV testing for 3D IC before bonding using sense amplification,\u201d Proc. IEEE ATS (2009) 450 (DOI: 10.1109\/ATS.2009.42).","DOI":"10.1109\/ATS.2009.42"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Y. Huang, <i>et al.<\/i>: \u201cProgrammable leakage test and binning for TSVs with self-timed timing control,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 1265 (DOI: 10.1109\/TCAD.2013.2252056).","DOI":"10.1109\/TCAD.2013.2252056"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Ni, <i>et al.<\/i>: \u201cVernier ring based pre-bond through silicon vias test in 3D ICs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170590 (DOI: 10.1587\/elex.14.20170590).","DOI":"10.1587\/elex.14.20170590"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L.-R. Huang, <i>et al.<\/i>: \u201cOscillation-based prebond TSV test,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 1440 (DOI: 10.1109\/TCAD.2013.2259626).","DOI":"10.1109\/TCAD.2013.2259626"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Deutsch, <i>et al.<\/i>: \u201cContactless pre-bond TSV test and diagnosis using ring oscillators and multiple voltage levels,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>33<\/b> (2014) 774 (DOI: 10.1109\/TCAD.2014.2298198).","DOI":"10.1109\/TCAD.2014.2298198"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/12\/15_15.20180160\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,30]],"date-time":"2018-06-30T04:23:33Z","timestamp":1530332613000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/12\/15_15.20180160\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180160","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}  <script>parent.window.postMessage('ixistenz.url:https://api.crossref.org/works/10.1587%2FELEX.15.20180160', '*'); </script> <div id='browserdiffcontainer' style='position: fixed; right: 10px; top: 10vh; min-width: 60px;  border: 1px solid white; background: rgb(251, 189, 0);; opacity: 0.9; font-family: helvetica, arial, sans serif;  font-size: 12px; z-index: 20001; padding-bottom: 20px;'><div onclick="toggle('browserdiffcontainerlist'); return false;" style='background: rgb(151, 89, 0);; color: white; '><strong>&nbsp; <span class='glyphicon glyphicon-minus'></span> NODES</strong></div><div id='browserdiffcontainerlist' style='padding-left: 10px; padding-right: 5px; max-height: 50vh; overflow: auto; '></div></div>
<script>
function toggle( divname ) {
  var x = document.getElementById( divname );
  if (x.style.display === 'none') {
    x.style.display = 'block';
  } else {
    x.style.display = 'none';
  }
} </script>