{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"institution":[{"name":"Nanyang Technological University"}],"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T12:56:06Z","timestamp":1648904166710},"reference-count":0,"publisher":"Nanyang Technological University","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.32657\/10356\/19266","type":"dissertation","created":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T05:53:58Z","timestamp":1570082038000},"approved":{"date-parts":[[2009]]},"source":"Crossref","is-referenced-by-count":0,"title":["Wire level encapsulation framework for increasing FPGA design productivity"],"prefix":"10.32657","author":[{"given":"Timothy Francis","family":"Oliver","sequence":"first","affiliation":[]}],"member":"13751","container-title":[],"original-title":[],"deposited":{"date-parts":[[2019,10,3]],"date-time":"2019-10-03T05:53:58Z","timestamp":1570082038000},"score":1,"resource":{"primary":{"URL":"http:\/\/hdl.handle.net\/10356\/19266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.32657\/10356\/19266","relation":{},"subject":[]}}