{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T07:29:07Z","timestamp":1723102147987},"publisher-location":"New Jersey","reference-count":0,"publisher":"IEEE Conference Publications","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.7873\/date.2013.161","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T09:33:01Z","timestamp":1372152781000},"page":"755-760","source":"Crossref","is-referenced-by-count":3,"title":["Data Mining MPSoC Simulation Traces to Identify Concurrent Memory Access Patterns"],"prefix":"10.7873","author":[{"given":"Sofiane","family":"Lagraa","sequence":"first","affiliation":[]},{"given":"Alexandre","family":"Termier","sequence":"additional","affiliation":[]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[]}],"member":"4628","event":{"number":"16","sponsor":["EDAA","CEDA","EDA Consortium","ACM SIGDA","RAS","ECSI"],"acronym":"DATE13","name":"Design Automation and Test in Europe","start":{"date-parts":[[2013,3,18]]},"theme":"Design, automation, and test","location":"Grenoble, France","end":{"date-parts":[[2013,3,22]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013"],"original-title":[],"deposited":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T09:37:21Z","timestamp":1372153041000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6513607"}},"subtitle":[],"proceedings-subject":"Electronic systems design and test","short-title":[],"issued":{"date-parts":[[2013]]},"references-count":0,"URL":"https:\/\/doi.org\/10.7873\/date.2013.161","relation":{},"subject":[],"published":{"date-parts":[[2013]]}}}