{"id":"https://openalex.org/W2912439936","doi":"https://doi.org/10.1049/iet-cds.2018.5083","title":"Effective datapath logic extraction techniques using connection vectors","display_name":"Effective datapath logic extraction techniques using connection vectors","publication_year":2019,"publication_date":"2019-02-05","ids":{"openalex":"https://openalex.org/W2912439936","doi":"https://doi.org/10.1049/iet-cds.2018.5083","mag":"2912439936"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds.2018.5083","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100445061","display_name":"Yu Wang","orcid":"https://orcid.org/0000-0001-6108-5157"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yu Wang","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022883557","display_name":"Donghoon Yeo","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghoon Yeo","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023681581","display_name":"Hyunchul Shin","orcid":"https://orcid.org/0000-0003-3020-5130"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hyunchul Shin","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Hanyang University, Ansan, Republic of Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5023681581"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":{"value":2000,"currency":"EUR","value_usd":2200,"provenance":"doaj"},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.362544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":61,"max":69},"biblio":{"volume":"13","issue":"6","first_page":"741","last_page":"747"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9895892},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7358632},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.42168346}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9895892},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7358632},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844888},{"id":"https://openalex.org/C13355873","wikidata":"https://www.wikidata.org/wiki/Q2920850","display_name":"Connection (principal bundle)","level":2,"score":0.4683532},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45591295},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45044342},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.42168346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3548707},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29004836},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26856637},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1595853},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14947939},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1049/iet-cds.2018.5083","pdf_url":null,"source":{"id":"https://openalex.org/S4210208150","display_name":"IET Circuits Devices & Systems","issn_l":"1751-858X","issn":["1751-858X","1751-8598"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.44,"id":"https://metadata.un.org/sdg/9"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":21,"referenced_works":["https://openalex.org/W1541862880","https://openalex.org/W1972393920","https://openalex.org/W1981627777","https://openalex.org/W1986026297","https://openalex.org/W2002525234","https://openalex.org/W2010952387","https://openalex.org/W2012450447","https://openalex.org/W2018351041","https://openalex.org/W2083951140","https://openalex.org/W2090971357","https://openalex.org/W2102773410","https://openalex.org/W2112796928","https://openalex.org/W2116939489","https://openalex.org/W2153635508","https://openalex.org/W2157910601","https://openalex.org/W2167190617","https://openalex.org/W2540093921","https://openalex.org/W2611234667","https://openalex.org/W3148693912","https://openalex.org/W3152105119","https://openalex.org/W4246483360"],"related_works":["https://openalex.org/W37969803","https://openalex.org/W2185915791","https://openalex.org/W2169479409","https://openalex.org/W2158030625","https://openalex.org/W2144463068","https://openalex.org/W2129565950","https://openalex.org/W2120705320","https://openalex.org/W1996820488","https://openalex.org/W1580556151","https://openalex.org/W1568267706"],"abstract_inverted_index":{"Datapath":[0,180],"macros":[1,23,31],"are":[2,24,32,58],"essential":[3],"components":[4],"of":[5,11,54,75,89,94,107,186],"integrated":[6],"circuits.":[7],"The":[8,183],"high":[9],"regularity":[10],"datapaths":[12,129,169,200],"allows":[13],"compact":[14],"layout":[15],"design":[16],"during":[17],"placement.":[18],"In":[19,49],"some":[20],"cases,":[21],"datapath":[22,30,101,113,195],"manually":[25],"pre-designed":[26],"and":[27,38,65,68,138,158],"pre-placed.":[28],"However,":[29],"frequently":[33],"mixed":[34],"with":[35,148,201],"other":[36,140],"circuits":[37],"they":[39],"need":[40],"to":[41,44,72,98,193],"be":[42,191],"extracted":[43],"capitalise":[45],"on":[46,62,122,175],"their":[47,63],"regularity.":[48],"this":[50,164],"study,":[51],"the":[52,76,79,86,90,92,123,131,135,139,142,151,156,159,171,187],"cells":[53,80],"a":[55,108,194,202],"given":[56],"circuit":[57],"accurately":[59],"classified":[60],"based":[61,121],"size":[64],"pin":[66],"information,":[67],"novel":[69],"connection":[70,87,124],"vectors":[71,88,125],"represent":[73],"aspects":[74],"connectivity":[77],"among":[78],"have":[81,118],"been":[82,119],"proposed.":[83],"By":[84],"using":[85],"cells,":[91],"similarity":[93],"connections":[95],"is":[96,134,141],"evaluated":[97],"extract":[99,167],"potential":[100,128,168],"stages":[102],"that":[103,154],"constitute":[104],"functional":[105],"steps":[106],"datapath.":[109],"Two":[110],"new":[111],"efficient":[112],"logic":[114],"extraction":[115,184],"techniques":[116],"(EDLETs)":[117],"implemented":[120],"for":[126,198],"extracting":[127],"in":[130,163],"circuit.":[132],"One":[133],"procedure-based":[136,157],"method,":[137],"machine":[143],"learning-based":[144,160],"method.":[145],"When":[146],"compared":[147],"state-of-the-art":[149],"methods,":[150],"experiments":[152],"show":[153],"both":[155],"methods":[161],"proposed":[162,188],"study":[165],"efficiently":[166],"from":[170],"Modified":[172],"International":[173],"Symposium":[174],"Physical":[176],"Design":[177],"(MISPD)":[178],"2011":[179],"Benchmark":[181],"Suite.":[182],"results":[185],"EDLET":[189],"can":[190],"forwarded":[192],"placement":[196],"tool":[197],"placing":[199],"regular":[203],"structure.":[204]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2912439936","counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2024-12-16T03:03:40.184410","created_date":"2019-02-21"}