{"id":"https://openalex.org/W1970955694","doi":"https://doi.org/10.1109/cadcg.2007.4407955","title":"Verification of Circuits Including Black Box Based on TED","display_name":"Verification of Circuits Including Black Box Based on TED","publication_year":2007,"publication_date":"2007-10-01","ids":{"openalex":"https://openalex.org/W1970955694","doi":"https://doi.org/10.1109/cadcg.2007.4407955","mag":"1970955694"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2007.4407955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101428841","display_name":"WU Jun-hua","orcid":"https://orcid.org/0000-0002-3325-3333"},"institutions":[{"id":"https://openalex.org/I1308199089","display_name":"Harbin University","ror":"https://ror.org/00ey9xa07","country_code":"CN","type":"education","lineage":["https://openalex.org/I1308199089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junhua Wu","raw_affiliation_strings":["Harbin Eng.Univ., Harbin"],"affiliations":[{"raw_affiliation_string":"Harbin Eng.Univ., Harbin","institution_ids":["https://openalex.org/I1308199089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013763732","display_name":"Guangshun Li","orcid":"https://orcid.org/0000-0001-6147-0637"},"institutions":[{"id":"https://openalex.org/I1308199089","display_name":"Harbin University","ror":"https://ror.org/00ey9xa07","country_code":"CN","type":"education","lineage":["https://openalex.org/I1308199089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangshun Li","raw_affiliation_strings":["Harbin Eng.Univ., Harbin"],"affiliations":[{"raw_affiliation_string":"Harbin Eng.Univ., Harbin","institution_ids":["https://openalex.org/I1308199089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074718612","display_name":"Xinchuang Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I202126657","display_name":"Qufu Normal University","ror":"https://ror.org/03ceheh96","country_code":"CN","type":"education","lineage":["https://openalex.org/I202126657"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinchuang Liu","raw_affiliation_strings":["College of Computer Science, Qufu Normal University"],"affiliations":[{"raw_affiliation_string":"College of Computer Science, Qufu Normal University","institution_ids":["https://openalex.org/I202126657"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101592320","display_name":"Guangsheng Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I1308199089","display_name":"Harbin University","ror":"https://ror.org/00ey9xa07","country_code":"CN","type":"education","lineage":["https://openalex.org/I1308199089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangsheng Ma","raw_affiliation_strings":["Harbin Eng.Univ., Harbin"],"affiliations":[{"raw_affiliation_string":"Harbin Eng.Univ., Harbin","institution_ids":["https://openalex.org/I1308199089"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":63},"biblio":{"volume":null,"issue":null,"first_page":"561","last_page":"564"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9985,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.76450586},{"id":"https://openalex.org/keywords/black-box","display_name":"Black box","score":0.71712095},{"id":"https://openalex.org/keywords/circuit-diagram","display_name":"Circuit diagram","score":0.44331515}],"concepts":[{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.76450586},{"id":"https://openalex.org/C94966114","wikidata":"https://www.wikidata.org/wiki/Q29256","display_name":"Black box","level":2,"score":0.71712095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6988373},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5921091},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.5341235},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.47712803},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.45393077},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.44331515},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.43892235},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4190254},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40025455},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.39142913},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.33148357},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18909663},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17695159},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.12099606},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.118128836},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09769875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.093607455},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/cadcg.2007.4407955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":10,"referenced_works":["https://openalex.org/W1513012091","https://openalex.org/W2080267935","https://openalex.org/W2083978213","https://openalex.org/W2096031424","https://openalex.org/W2129042422","https://openalex.org/W2146395408","https://openalex.org/W2151535291","https://openalex.org/W2152160003","https://openalex.org/W4210266204","https://openalex.org/W4244884657"],"related_works":["https://openalex.org/W79857529","https://openalex.org/W2162615969","https://openalex.org/W2152752131","https://openalex.org/W2122355433","https://openalex.org/W2114398233","https://openalex.org/W2106507440","https://openalex.org/W2105710452","https://openalex.org/W2096723742","https://openalex.org/W2035731992","https://openalex.org/W1574742821"],"abstract_inverted_index":{"Correct":[0],"verification":[1],"is":[2,40,54],"necessary":[3],"at":[4,67],"every":[5],"design":[6,70],"stage":[7,71],"of":[8,34,62],"a":[9,46,60],"complex":[10],"digital":[11],"system.":[12],"TED":[13,39],"(Tayor":[14],"Expansion":[15],"Diagram)":[16],"can":[17,64],"be":[18,65],"used":[19],"not":[20],"only":[21],"to":[22,28],"bit-level":[23],"logical":[24],"function":[25],"but":[26],"also":[27],"word-level":[29],"arithmetic":[30],"function.":[31],"The":[32],"method":[33],"equivalence":[35],"checking":[36],"based":[37],"on":[38],"discussed":[41],"in":[42,75],"this":[43,76],"paper,":[44],"then":[45],"verifying":[47],"algorithm":[48,74],"for":[49],"circuit":[50],"including":[51],"black":[52],"box":[53],"proposed.":[55],"Experimental":[56],"results":[57],"indicate":[58],"that":[59],"lot":[61],"errors":[63],"found":[66],"the":[68,73],"early":[69],"using":[72],"paper.":[77]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W1970955694","counts_by_year":[],"updated_date":"2024-12-24T16:05:28.172922","created_date":"2016-06-24"}