{"id":"https://openalex.org/W3160773006","doi":"https://doi.org/10.1109/ddecs52668.2021.9417069","title":"Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults","display_name":"Using Model Checker to Analyze and Test Digital Circuits with Regard to Delay Faults","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3160773006","doi":"https://doi.org/10.1109/ddecs52668.2021.9417069","mag":"3160773006"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059709613","display_name":"Josef Strnadel","orcid":"https://orcid.org/0000-0001-6327-5990"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Josef Strnadel","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5059709613"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":57},"biblio":{"volume":null,"issue":null,"first_page":"111","last_page":"114"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5071254},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45403928},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45396882},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.43332377}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7486413},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5803657},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5336369},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.50749964},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5071254},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.47769216},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45403928},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45396882},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4534859},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.43332377},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.42082784},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.4130838},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40585342},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39876857},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36382437},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.341879},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.25561142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.158892},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.112877876},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11068511},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10432306},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.48,"display_name":"Peace, justice, and strong institutions","id":"https://metadata.un.org/sdg/16"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":15,"referenced_works":["https://openalex.org/W130102441","https://openalex.org/W143370938","https://openalex.org/W1498432697","https://openalex.org/W1583304273","https://openalex.org/W1595368737","https://openalex.org/W1962072139","https://openalex.org/W2050572838","https://openalex.org/W2166423024","https://openalex.org/W2787596386","https://openalex.org/W2912640545","https://openalex.org/W2956496679","https://openalex.org/W3100798391","https://openalex.org/W4213344305","https://openalex.org/W4242503634","https://openalex.org/W43031245"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W3015599398","https://openalex.org/W2345182073","https://openalex.org/W2158805860","https://openalex.org/W2147334865","https://openalex.org/W2110367374","https://openalex.org/W2101512735","https://openalex.org/W2100329931","https://openalex.org/W2094131653","https://openalex.org/W1986294008"],"abstract_inverted_index":{"Narrow":[0],"timing":[1,42,74,195],"margins":[2],"in":[3,8,45,122],"modern":[4],"digital":[5],"circuits":[6],"result":[7],"delay":[9,56,69,98,188],"defects":[10],"that":[11,18,103],"are":[12,197],"difficult":[13],"to":[14,84,92,117,162,167,191],"detect.":[15],"The":[16],"probability":[17],"such":[19,26,130],"a":[20,79,104,109,146,158,169,187],"defect":[21],"occurs":[22],"increases":[23],"with":[24,47,90],"factors":[25],"as":[27,108,131],"shrinking":[28],"feature":[29],"sizes,":[30],"increasing":[31],"process":[32,63],"variations,":[33],"operating":[34],"frequencies,":[35],"and":[36,53,55,64,73,95,125,133,141,148,166,184],"aging/stress":[37],"of":[38,59,68,88,97,111,145],"the":[39,48,60,86,119,123,150,164,179,194],"circuits.":[40],"Traditionally,":[41],"is":[43,106],"considered":[44],"connection":[46],"logic":[49],"design,":[50],"physical":[51],"design":[52],"layout,":[54],"testing":[57,96],"phases":[58],"circuit":[61,105,120,147,151],"development":[62],"builds":[65],"on":[66],"principles":[67],"characterization,":[70],"fault":[71],"models":[72],"analysis.":[75],"This":[76],"paper":[77],"presents":[78],"model":[80,160],"checking":[81],"approach":[82,101],"aiming":[83],"facilitate":[85],"solutions":[87],"problems":[89],"regard":[91],"analyzing":[93],"consequences":[94],"faults.":[99],"Our":[100],"expects":[102],"modeled":[107],"network":[110],"stochastic":[112],"hybrid":[113],"timed":[114],"automata":[115],"capable":[116],"describe":[118],"both":[121],"logical":[124],"temporal":[126],"domains,":[127],"including":[128],"facts":[129],"uncertainty":[132],"variations.":[134],"In":[135],"our":[136,153],"approach,":[137],"we":[138,156,177],"gather":[139],"attributes":[140],"formalize":[142],"expected":[143],"properties":[144,165],"transform":[149,178],"into":[152,181,186],"model.":[154],"Then,":[155],"use":[157],"statistical":[159],"checker":[161],"check":[163,192],"produce":[168],"counter-example":[170],"for":[171],"each":[172],"property":[173],"being":[174],"violated.":[175],"Further,":[176],"counter-examples":[180],"test":[182,189],"cases":[183],"finally,":[185],"able":[190],"whether":[193],"requirements":[196],"met.":[198]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W3160773006","counts_by_year":[],"updated_date":"2024-12-13T02:29:35.078948","created_date":"2021-05-24"}