

# ES9016 Ultra 32-bit 8-Channel Audio DAC

**Datasheet** 

### **OVERVIEW**

The **ES9016 SABRE**<sup>32</sup> **Ultra DAC** is a high-performance 32-bit, 8-Channel audio D/A converter targeted for consumer applications such as Blu-ray players, audio pre-amplifiers, and A/V receivers, and professional applications such as recording systems, mixer consoles and digital audio workstations.

With ESS' patented 32-bit HyperStream® DAC architecture and Time Domain Jitter Eliminator, the **ES9016 SABRE**<sup>32</sup> **Ultra DAC** delivers a DNR of 124dB and THD+N of –110dB, a performance level that will satisfy the most demanding audio enthusiasts.

The *ES9016 SABRE*<sup>32</sup> *Ultra DAC*'s 32-bit HyperStream® architecture can handle up to 32-bit PCM data via I<sup>2</sup>S input, as well as DSD or SPDIF data. The *ES9016 SABRE*<sup>32</sup> *Ultra DAC* supports up to 384kHz PCM data via I<sup>2</sup>S as well as DSD-11.2MHz data and consumes less than 100mW.

The **SABRE**<sup>32</sup> **Ultra DAC** sets a new standard for high quality audio performance, **SABRE SOUND**<sup>™</sup>, in a cost effective, easy-to-use form factor for today's most demanding digital audio applications.


FEATURE	BENEFIT
DAC Resolution	32-bit Patented HyperStream® DAC
Input Resolution	o 32-bit
Jitter Elimination	<ul> <li>Patented Time Domain Jitter Eliminator</li> </ul>
64-bit accumulator and 32-bit processing	<ul> <li>Distortion free signal processing</li> </ul>
DNR	o +124dB
THD+N	○ −110dB
	SPDIF with 8-input MUX
Input Modes	o PCM (l <sup>2</sup> S, MSB / LSB)
input wodes	o DSD
	External 8x Digital Filter
	o 32-bit architecture
Digital Filter	Selectable roll-off frequency
	Per-channel user customizable
	<ul> <li>Click-free soft mute and volume control</li> </ul>
DSP Functions	Programmable Zero detect
	<ul> <li>De-emphasis for 32kHz, 44.1kHz, and 48kHz sampling</li> </ul>

### **APPLICATIONS**


- Blu-ray / SACD / DVD-Audio player
- Audio preamplifier and receiver
- A/V processor
- Professional audio recording systems and mixing consoles
- · Digital audio workstation



## **FUNCTIONAL BLOCK DIAGRAM**




## **APPLICATION DIAGRAM**





### **PIN LAYOUT**







# **PIN DESCRIPTIONS**

Pin	Name	Pin Type	Pin Description			
1	DAC1	0	Differential Positive Analog Output 1			
2	DAC1B	0	Differential Negative Analog Output 1			
3	DAC3B	0	Differential Negative Analog Output 3			
4	DAC3	0	Differential Positive Analog Output 3			
5	GND	Ground	Digital Ground			
6	AVCC_L	Power	Analog Power (+3.3V) for Left channels			
7	RESET	I	Global Reset			
8	GND	Ground	Digital Ground			
9	DAC5	0	Differential Positive Analog Output 5			
10	DAC5B	0	Differential Negative Analog Output 5			
11	DAC7B	0	Differential Negative Analog Output 7			
12	DAC7	0	Differential Positive Analog Output 7			
13	VDD	Power	Digital Power (+1.2V) for core of chip			
14	AVCC_L	Power	Analog Power (+3.3V) for Left channels			
15	GND	Ground	Digital Ground			
16	SDA	I/O	I <sup>2</sup> C Serial Data Input/Output			
17	SCL	I	I <sup>2</sup> C Serial Clock Input			
18	XO	0	Xtal oscillator output			
19	XI (MCLK)	I	Xtal oscillator input (Note: can also just be a clock input)			
20	DVCC_B	Power	Digital Power (+3.3V) for bottom pad ring of chip			
21	VDD	Power	Digital Power (+1.2V) for core of chip			
22	GND	Ground	Digital Ground			
23	GND	Ground	Digital Ground			
24	AVCC_R	Power	Analog Power (+3.3V) for Right channels			
25	VDD	Power	Digital Power (+1.2V) for core of chip			
26	DAC8	0	Differential Positive Analog Output 8			
27	DAC8B	0	Differential Negative Analog Output 8			
28	DAC6B	0	Differential Negative Analog Output 6			
29	DAC6	0	Differential Positive Analog Output 6			
30	AUTOMUTE	0	Automute			
31	AVCC_R	Power	Analog Power (+3.3V) for Right channels			
32	GND	Ground	Digital Ground			
33	DAC4	0	Differential Positive Analog Output 4			
34	DAC4B	0	Differential Negative Analog Output 4			
35	DAC2B	0	Differential Negative Analog Output 2			
36	DAC2	0	Differential Positive Analog Output 2			
37	GND	Ground	Digital Ground			
38	DATA8	I	DSD Data8 OR SPDIF Input8			
39	DATA7	I	DSD Data7 OR SPDIF Input7			
40	DATA6	I	DSD Data6 OR SPDIF Input6			



Pin	Name	Pin Type	Pin Description
41	DATA5		DSD Data5 OR PCM Data CH7/CH8 OR SPDIF Input5
42	DATA4	I	DSD Data4 OR PCM Data CH5/CH6 OR SPDIF Input4
43	DATA3		DSD Data3 OR PCM Data CH3/CH4 OR SPDIF Input3
44	DATA2	I	DSD Data2 OR PCM Data CH1/CH2 OR SPDIF Input2
45	DATA1	I	DSD Data1 OR PCM Frame Clock OR SPDIF Input1
46	DATA_CLK	I	PCM Bit Clock OR DSD Bit Clock
47	VDD	Power	Digital Power (+1.2V) for core of chip
48	DVCC_T	Power	Digital Power (+3.3V) for top pad ring of chip

#### Table 1

# **5V Tolerant Pins**

The following pins are 5V tolerant:

- DATA\_CLK
- DATA 1-8
- SCL
- SDA
- RESET



### **FUNCTIONAL DESCRIPTION**

#### **NOTATATIONS for Sampling Rates**

Mode	fs	Fs
DSD	DATA_CLK / 64	DSD data rate
Serial (PCM) Normal Mode	DATA_CLK / 64	DATA_CLK / 64
Serial (PCM) OSF Bypass Mode	DATA_CLK / 8	DATA_CLK / 8
SPDIF	SPDIF Sampling Rate	SPDIF Sampling Rate

### PCM, SPDIF and DSD Pin Connections

The following tables show how the pins are used for PCM and DSD audio formats.

#### **PCM Audio Format**

Note: XI clock (MCLK) must be > 192 x Fs (Fs ≤ 200kHz) when using PCM input (normal mode).

Note: XI clock (MCLK) must be > 256 x Fs (200kHz < Fs ≤ 384kHz) when using PCM input (normal mode).

Note: XI clock (MCLK) must be > 24 x Fs (Fs ≤ 1.536MHz) when using PCM input (OSF bypass mode).

Pin Name	Description
DATA1	Frame clock
DATA[2:5]	8-channel PCM serial data
DATA_CLK	Bit clock for PCM audio format

#### Table 2

#### **SPDIF Audio Formant**

Note: XI clock (MCLK) must be > 386 x Fs (Fs  $\leq$  200kHz) when using SPDIF input.

Pin Name	Description
DATA[1:8]	Up to 8 SPDIF inputs can be connected to an 8-to-1 mux internal to <b>SABRE</b> <sup>32</sup> <b>Ultra</b> , selectable via register SPDIF Source

#### Table 3

#### **DSD Audio Format**

Note: XI clock (MCLK) must be  $> 3 \times Fs$  (Fs = 2.8224MHz x 1, 2 or 4) when using DSD input.

Pin Name Description			
DATA[1:8]	8-channel DSD data input		
DATA_CLK	Bit clock for DSD data input		

#### Table 4



### **FEATURE DESCRIPTION**

#### **Soft Mute**

When Mute is asserted the output signal will ramp to the  $-\infty$  level. When Mute is reset the attenuation level will ramp back up to the previous level set by the volume control register. Asserting Mute will not change the value of the volume control register. The ramp rate is 0.0078125 x fs dB/s, where fs = DATA\_CLK / 64 in PCM serial or DSD modes, or SPDIF sampling rate in SPDIF mode.

#### **Automute**

During an automute condition the ramping of the volume of each DAC to -∞ can now be programmatically enabled or disabled.

- o In PCM serial mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute\_lev>, for a length of time defined by 2096896 / (<Register#9> x DATA\_CLK) Seconds.
- o In SPDIF mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute\_lev>, for a length of time defined by 2096896 / (<Register#9> x (64 x Fs) Seconds, where Fs is the SPDIF sampling rate.
- o In the DSD Mode, "AUTOMUTE" will become active when any 8 consecutive values in the DSD stream have as many 1's and 0's for a length of time defined by 2096896 / (<Register Automute\_time> x DATA\_CLK) Seconds. The following table summarizes the conditions.

Mode	Detection Condition	Time
PCM	Data is continuously lower than <register automute_lev=""></register>	2096896 / ( <register automute_time=""> x DATA_CLK)</register>
SPDIF	Data is continuously lower than <register automute_lev=""></register>	2096896 / ( <register automute_time=""> x (64 x Fs)) where Fs is the SPDIF sampling rate</register>
DSD	Equal number of 1s and 0s in every 8 bits of data	2096896 / ( <register automute_time=""> x DATA_CLK)</register>

#### Table5

#### **Volume Control**

Each output channel has its own attenuation circuit. The attenuation for each channel is controlled independently. Each channel can be attenuated from 0dB to -127dB in 0.5dB steps.

Each 0.5dB step transition takes 64 intermediate levels. The result being that the level changes are done using small enough steps so that no switching noise occurs during the transition of the volume control. When a new volume level is set, the attenuation circuit will ramp softly to the new level.

#### **Master Trim**

The master trim sets the 0dB reference level for the volume control of each DAC. The master trim is programmable via registers 20-23 and is a 32bit signed number. Therefore it should never exceed 32'h7FFFFFFF (as this is full-scale signed).

#### All Mono Mode

The SABRE32 can be put into an all mono mode where all eight DACs are driven from the same source. This can be useful for high-end audio applications. The source data for all eight DACs can be programmatically configured to be either PCM CH1 or CH2.



### **De-emphasis**

The de-emphasis feature is included for audio data that has utilized the 50/15µs pre-emphasis for noise reduction. There are 3 de-emphasis filters, one for 32kHz, one for 44.1kHz, and one for 48kHz.

The de-emphasis filter can automatically be applied when an SPDIF stream sets the de-emphasis flag. It will auto detect the sample rate (32kHz, 44.1kHz, 48kHz) in either consumer or professional formats and then apply the correct de-emphasis filter. The automatic enabling of the de-emphasis filter can be disabled in Register 17 <en auto>.

#### **OSF Bypass**

The oversampling FIR filter can be bypassed, sourcing data directly into the IIR filter. ESS recommends using 8 x Fs as the input. For example, an external signal at 44.1kHz can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I<sup>2</sup>S, LJ or RJ format. The maximum sample rate that can be applied is 1.536MHz (8 x 192kHz).

#### **SPDIF Data Select**

An SPDIF source multiplexer allows for up to eight SPDIF sources to be connected to the data pins on the **SABRE**<sup>32</sup> **Ultra**. The **SABRE**<sup>32</sup> **Ultra** uses an internal programmable register to select the appropriate data pin to decode.

SPDIF input can be automatically decoded when there is valid SPDIF data if Register 17 <spdif\_autodetect> is enabled.

#### **Programmable Filter**

The FIR filter can be programmed with custom coefficients to achieve an arbitrary frequency response that suits the needs of the product. The two stage interpolated filter exploits the symmetry of the coefficients to achieve a very sharp frequency response while using only 64 coefficients for the stage one filter and 14 coefficients for the stage two filter. Custom coefficients can be enabled via register 37 prog\_coeff\_enabled> and can be programmed via the method explained in the FIR Programmable Filters section.

The length of the stage 2 filter is configurable to either 27 or 28 coefficients via register 17 <fir\_length>.

#### System Clock (XI / MCLK)

A system clock is required for proper operation of the digital filters and modulation circuitry. Maximum clock frequency is 100MHz. The system clock must also satisfy:

Data Type	Valid MCLK Frequencies
DSD Data	100MHz > MCLK > 3 x Fs , Fs = 2.8224MHz (x 1, 2 or 4)
Serial Normal Mode	100MHz > MCLK > 192 x Fs, Fs ≤ 200kHz, or 100MHz > MCLK > 256 x Fs, 200kHz < Fs ≤ 384kHz
Serial OSF Bypass Mode	100MHz > MCLK > 24 x Fs, Fs ≤ 1.536MHz
SPDIF Data	100MHz > MCLK > 386 x Fs, Fs ≤ 200kHz

#### **Data Clock**

DATA\_CLOCK must be 64 x Fs for SERIAL, Fs for DSD modes, and is not required for SPDIF mode. This pin should be pulled low if not used.



#### **Built-in Digital Filters**

There are numerous applications for a stereo DAC so for added flexibility; two digital filter settings are possible, sharp roll-off and a slow roll-off for PCM mode. For DSD mode, there are 4 available filters with cutoffs at 47kHz, 50kHz, 60kHz, and 70kHz.

#### **Sample Rate Calculation**

The DPLL number can be read back from the **SABRE**<sup>32</sup> **Ultra**, allowing for calculation of the sample rate. The sample rate can be calculated using:  $F_{in} = (DPLL_NUM \times F_{crystal}) / 2^{32}$ .  $F_{in}$  must be divided by 64 for  $I^2S$  data.

#### **DAC-bar Phase**

Each DAC-bar phase can be configured to be in phase with DAC. This allows for the outputs of the DAC to be summed to drive an amplifier.

#### **DPLL Lock Reset**

The DPLL can be forced to relock, which is useful when the sample rate has been changed. This can be done by setting Register 17 <dpl lock rst reg> high to force the reset, and then low to resume normal operation.

#### **DPLL Frequency Phase Flip**

The DPLL can be set to lock to either the rising or falling edge of the clock. This can be set using Register 17 <fin\_phase\_flip>.


#### **PCM Audio Interface Formats**

Several interface formats are provided so that direct connection to common audio processors is possible. The available formats and their accompanying diagrams are listed in the following table. The audio interface format can be set by programming the registers.

Format	Description	Figure
0	MSB First, Left Justified, up to 32-bit data	1A
1	I <sup>2</sup> S, up to 32-bit data	3A
2	MSB First, Right Justified, 32-bit data	2A
3	MSB First, Right Justified, 24-bit data	2B
4	MSB First, Right Justified, 20-bit data	2C
5	MSB First, Right Justified, 16-bit data	2D
6	DSD Normal Mode	4A
7	DSD Phase Mode	4B

Table 6







## **SERIAL CONTROL INTERFACE**

The registers inside the chip are programmed via an I<sup>2</sup>C interface. The diagram below shows the timing for this interface.




Diagram 1

#### Notes:

- 1. The chip address is 0x92
- 2. The first byte after the chip address is the "ADDRESS" this is the register address.
- 3. The second byte after the CHIP ADDRESS is the "DATA" this is the data to be programmed into the register at the previous "ADDRESS".
- 4. Compatible with I<sup>2</sup>C-bus specification version 2.1 Standard-mode/Fast-mode.





### REGISTER SETTINGS

Register #0: Volume of DAC0 (default = 8'd0)

Volume in dBs = -REG VALUE / 2

Register #1: Volume of DAC1 (default = 8'd0)

Volume in dBs = -REG\_VALUE / 2

Register #2: Volume of DAC2 (default = 8'd0)

Volume in dBs = -REG VALUE / 2

Register #3: Volume of DAC3 (default = 8'd0)

Volume in dBs = -REG\_VALUE / 2

Register #4: Volume of DAC4 (default = 8'd0)

Volume in dBs = -REG\_VALUE / 2

Register #5: Volume of DAC5 (default = 8'd0)

Volume in dBs = -REG\_VALUE / 2

Register #6: Volume of DAC6 (default = 8'd0)

Volume in dBs = -REG VALUE / 2

Register #7: Volume of DAC7 (default = 8'd0)

Volume in dBs = -REG\_VALUE / 2

Register #8: Automute\_lev (default = 1'b0,7'd104)

[7]: SPDIF ENABLE.

1'b0 = Use either I<sup>2</sup>S or DSD input 1'b1 = Use SPDIF input

[6:0]: Automute trigger point in dBs = -REG\_VALUE

Register #9: Automute\_time (default = 8'd4)

Larger REG\_VALUE = less time.
Smaller REG\_VAULE = longer time.

Time in Seconds = 2096896 / (REG\_VALUE x DATA\_CLK)



```
Register #10: Mode Control 1
                                                    (default = 8'b11001110)
[7:6]: 24 / 20 / 16 Bit for Serial Data Modes.
       2'b00 = 24Bit
       2'b01 = 20Bit
       2'b10 = 16Bit
       2'b11 = 32Bit
[5:4]: LJ / I<sup>2</sup>S / RJ Serial Data Modes.
       2'b00 = I^2S
       2'b01 = LJ
       2'b10 = RJ
       2'b11 = I^2S
[3]: RESERVED

    Must be set to 1'b1 for normal operation.

[2]: JITTER_REDUCTION_ENABLE.
       1'b0 = Bypass and stop JITTER_REDUCTION.
       1'b1 = Use JITTER_REDUCTION.
[1]: BYPASS DEEMPHASIS FILTER
       1'b0 = Use De-emphasize Filter
       1'b1 = Bypass De-emphasize Filter
[0]: MUTE DAC'S
       1'b0 = Unmute All DACs
       1'b1 = Mute All DACs
Register #11: Mode Control 2
                                                    (default = 8'b10000101)
[7]: RESERVED (must be set to 1'b1 for normal operation).

    Must be set to 1'b1 for normal operation.

[6:5]: RESERVED.
[4:2]: DPLL BANDWIDTH
       3'b000 => No Bandwidth
       3'b001 => Lowest Bandwidth
       3'b010 => Low Bandwidth
       3'b011 => Med-Low Bandwidth
       3'b100 => Medium Bandwidth
       3'b101 => Med-High Bandwidth
       3'b110 => High Bandwidth
       3'b111 => Highest Bandwidth
[1:0]: DE-EMPHASIS SELECT
       2'b00 = 32kHz
       2'b01 = 44.1kHz
```

#### Register #12: Mode Control 3

2'b10 = 48kHz 2'b11 = RESERVED

(default = 8'b00100000)

[7:0]: RESERVED

Must be set to 8'b00100000 for normal operation.





#### Register #13: DAC Polarity

(default = 8'b00000000)

[7]: POLARITY OF DAC8

1'b0 = In-Phase

1'b1 = Anti-Phase

[6]: POLARITY OF DAC7

1'b0 = In-Phase

1'b1 = Anti-Phase

[5]: POLARITY OF DAC6

1'b0 = In-Phase

1'b1 = Anti-Phase

[4]: POLARITY OF DAC5

1'b0 = In-Phase

1'b1 = Anti-Phase

[3]: POLARITY OF DAC4

1'b0 = In-Phase

1'b1 = Anti-Phase

[2]: POLARITY OF DAC3

1'b0 = In-Phase

1'b1 = Anti-Phase

[1]: POLARITY OF DAC2

1'b0 = In-Phase

1'b1 = Anti-Phase

[0]: POLARITY OF DAC1

1'b0 = In-Phase

1'b1 = Anti-Phase

## Register #14: DAC3/4/7/8 Source IIR Bandwidth, FIR Rolloff (default = 8'b00001011)

[7]: SOURCE OF DAC8

1'b0 = DAC8

1'b1 = DAC6

[6]: SOURCE OF DAC7

1'b0 = DAC7

1'b1 = DAC5

[5]: SOURCE OF DAC4

1'b0 = DAC4

1'b1 = DAC2

[4]: SOURCE OF DAC3

1'b0 = DAC3

1'b1 = DAC1

[3]: RESERVED

Must be set to 1'b1 for normal operation.

[2:1]: IIR BANDWIDTH

2'd0 = Normal (for least in-band ripple for PCM data set to Normal)

2'd1 = 50k

2'd2 = 60k

2'd3 = 70k

[0]: FIR ROLLOFF SPEED

1'b0 = Slow Rolloff

1'b1 = Fast Rolloff



### Register #15: Mode Control 4

(default = 8'b00000000)

[7:0]: RESERVED

o Must be set to 8'b00000000 for normal operation.

#### Register #16: Automute Loopback

(default = 8'b00000000)

[7:4] RESERVED

[3] automute\_loopback

1'b1 => Ramp volume to -infinity upon automute condition.

1'b0 => Do not ramp volume down upon automate condition.

[2:0] RESERVED

#### Register #17: Mode Control 5

(default = 8'b00011100)

[7] mono ch select

1'b1 => Use the right channel when all mono mode is enabled.

1'b0 => Use the left channel when all\_mono mode is enabled.

[6] OSF\_bypass

1'b1 => Send data directly from the I<sup>2</sup>S receiver to the IIR filter at 8x. This will cause the signal to bypass the FIR filters as well as the de-emphasis filter, but will still apply the volume controls.

1'b0 => Use the OSF filter (normal operation).

[5] dpll\_lock\_rst\_reg

1'b1 => Manually override the dpll lock.

This will force the Jitter Eliminator to relock to the signal.

1'b0 => Normal operation

[4] auto\_deemph

1'b1 => Deemphasis in SPDIF mode is automatically applied with the correct frequency if 44.1k / 48k / 32k are detected in the SPDIF channel status bits.

0'b1 => Deemphasis filter is not automatically applied.

[3] spdif\_autodetect

1'b1 => Automatically detect SPDIF input.

1'b0 => Must manually select SPDIF input.

Note: This should only be set if I<sup>2</sup>S data will not be applied to the pins.

[2] Fir\_length

1'b1 => 2nd stage FIR filter is 28 coefficients in length.

1'b0 => 2nd stage FIR filter is 27 coefficients in length.

[1] fin\_phase\_flip

1'b1 => Invert the phase to the DPLL.

1'b0 => Do not invert the phase to the DPLL.

[0] all\_mono

1'b1 => All 8 DACs are sourced from one source for true mono.

The channel to use as the source is selected by the mono\_ch\_select register.

1'b0 => Normal 8 channel mode.



### **Register #18: SPDIF Source**

### (default = 8'd1)

This registers chooses the SPDIF source. The *SABRE*<sup>32</sup> *Ultra* has an 8-to-1 multiplexer which allows up to 8 SPDIF inputs to be connected to the data pins.

8'd1 => data1 8'd2 => data2 8'd4 => data3 8'd8 => data4 8'd16 => data5 8'd32 => data6 8'd64 => data7 8'd128 => data8

### Register #19: DACB Polarity

### (default = 8'b00000000)

```
dac8B polarity
[7]
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[6]
        dac7B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[5]
        dac6B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[4]
        dac5B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[3]
        dac4B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[2]
        dac3B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[1]
        dac2B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
[0]
        dac1B polarity
                1'b1 => in-phase
                1'b0 => anti-phase (normal operation)
```

### Registers #23-20: Master Trim

## (default = 32'h7fffffff)

This is a 32 bit value that sets the 0dB level for all volume controls. This is a signed number, so it should never exceed 32'h7fffffff (which is 2<sup>31</sup> - 1). Register 23 contains the MSBs, Register 20 contains the LSBs.



#### Register #24: Phase Shift (default = 8'b00110000)[7:4] **RESERVED** [3:0] phase\_shift 4'd0 => default 4'd1 => default + 1/clk delay 4'd2 => default + 2/clk delay 4'd3 => default + 3/clk delay 4'd4 => default + 4/clk delay 4'd5 => default + 5/clk delay 4'd6 => default + 6/clk delay 4'd7 => default + 7/clk delay 4'd8 => default + 8/clk delay 4'd9 => default + 9/clk delay 4'd10 => default + 10/clk delay 4'd11 => default + 11/clk delay 4'd12 => default + 12/clk delay 4'd13 => default + 13/clk delay 4'd14 => default + 14/clk delay 4'd15 => default + 15/clk delay

### **Register #25: DPLL Mode Control**

(default = 8'b00000010)

```
[7:2] RESERVED
[1] dpll_bw_defaults

1'b1 => Use the best DPLL bandwidth settings

1'b0 => Allow all settings

[0] dpll_bw_128x

1'b1 => Multiply the DPLL BANDWIDTH setting by 128

1'b0 => Use the DPLL BANDWIDTH setting
```

### Register #27: Status

This is a read-only register. All of these values are set by internal logic on the chip.

1'b1 => SPDIF mode is currently enabled. This can be done manually by setting spdif\_en\_r (Register 8) or by having spdif\_autodetect enabled with valid SPDIF data on the input.

1'b0 => SPDIF mode is currently disabled.

[0] lock

1'b1 => The Jitter Eliminator is locked to an incoming signal.

1'b0 => The Jitter Eliminator is not locked to an incoming signal.



### Register #31-28: DPLL\_NUM

This is a read-only 32bit value that can be used to calculate the sample rate. The sample rate can be calculated using:  $F_{in} = (DPLL_NUM \times F_{crystal}) / 2^{32}$ .  $F_{in}$  must be divided by 64 for  $I^2S$  data. Register 31 contains the MSBs, Register 28 contains the LSBs.

### Register #37

### (default = 8'b00000000)

[7:6] RESERVED

[5] stage1\_prog\_coeff\_enabled

1'b1 => The stage 1 interpolating FIR filter will use the downloaded (custom) coefficients.

1'b0 => The stage 1 interpolating FIR filter will use the built-in coefficients.

[4] stage1\_programming\_enabled

1'b1 => The stage 1 coefficients are set for writing. This bit must be enabled prior to programming the stage 1 FIR coefficients.

1'b0 => The stage 1 coefficients are not set for writing.

[3:2] RESERVED

[1] stage2\_prog\_coeff\_enabled

1'b1 => The stage 2 FIR filter will use the downloaded (custom) coefficients.

1'b0 => The stage 2 FIR filter will use the built-in coefficients.

[0] stage2\_programming\_enabled |

1'b1 => The stage 2 coefficients are set for writing. This bit must be enabled prior to programming the stage 2 FIR coefficients.

1'b0 => The stage 2 coefficients are not set for writing.

## Register #41-38: Stage 1 FIR Coefficients

These 32 bits are used for writing the stage 1 FIR coefficients. See the programming section for more information. Register 41 contains the MSBs, Register 38 contains the LSBs

# Register #45-42: Stage 2 FIR Coefficients

These 32 bits are used for writing the stage 2 FIR coefficients. See the programming section for more information. Register 45 contains the MSBs, Register 42 contains the LSBs

# Register #71-48: SPDIF Channel Status Data

These registers allow read back of the SPDIF channel status.

The status definition is different for the consumer configuration (Table 7) and professional configuration (Table 8) Register 71 contains the MSBs, Register 48 contains the LSBs. Format is [191:0]



				T -		_		
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	Reserved	Reserved	0:2Channel 1:4Channel	Reserved	0:No-Preemph 1:Preemph	0:CopyRight 1:Non-CopyRight	0:Audio 1:Data	0:Consumer 1:Professional
1	0x05: Musio 0x06: Preso 0x08: Solid	eral r-Optical Converter netic al Broadcast cal Instrumer ent A/D Conv State Memo e A/D Conve	erter ry					
2	Channel Nic Ox0: Don't ( Ox1: A (Lefi Ox2: B (Rig Ox3: C Ox4: D Ox5: E Ox6: F Ox7: G Ox8: H Ox9: I OxB: K OxC: L OxD: M OxE: N OxF: O	umber Care t)			Source Number 0x0:Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15			
3	Reserved	Reserved	Clock Accuracy 0x0:Level 2 ±10 0x1:Level 1 ±50 0x2:Level 3 varia	ppm	Sample Frequer 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0xA: 96k 0xC: 176.4k 0xE: 192k	ncy		
4	Reserved	Reserved	Reserved	Reserved	Word Length:	te=0  If Word Field S ed  000=Not indicated  100 = 19bits  010 = 18bits  110 = 17bits  001 = 16bits  101 = 20bits		Word Field Siz 0:Max 20bits 1:Max 24bits

Table 7



	SPDIF CHANNE	L ST	ATUS - Profes	sional	config	uration (Ba	ase Addres:	s = 48)
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
0	sampling frequency: 00: not indicated (or see byte 4) 10: 48kHz 01: 44.1kHz 11: 32kHz		lock: 0: locked 1: unlocked	emphasis: 000: Emphasis not indicated 001: No emphasis 011: CD-type emphasis 111: J-17 emphasis		hasis	0:Audio 1:Non-audio	0:Consumer 1:Professional
1	User bit management: 0000: no indication 1000: 192-bit block as channel status 0100: As defined in AES18 1100: user-defined 0010: As in IEC60958-3 (consumer)				Channel mode: 0000: not indicated (default to 2 ch) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) 1111: Multichannel (see byte 3 for ID)			
2	00: not indicated 10: -20dB FS 01: -18.06dB FS		Source Word Lengt If max = 20bits 000=Not indicated 100 = 23bits 010 = 22bits 110 = 21bits 001 = 20bits 101 = 24bits	h: Use of aux san  If max = 24bits   000: not define  000=Not indicated   100: used for n		mple word: ed, audio max 20 bits main audio, max 24 bits coord, audio max 20 bits		
3	Channel identification: if bit 7 = 0 then channel n if bit 7 = 1 then bits 4–6 d		s 1 plus the numeric v	/alue of bit	s 0-6 (bit re		nnel number within	n that mode.
4	if bit 7 = 1 then bits 4–6 define a multichannel mode and bits 0–3  fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value  1 / 1.001 to value  Sample frequency (fs): 0000: not indicated 0001: 24kHz 0010: 96kHz 1001: 22.05kHz 1010: 88.2kHz 1011: 176.4kHz 0011: 192kHz 1111: User defined			(, , , , , , , , , , , , , , , , , , ,	Reserved		udio reference signal): e 2 (±10 ppm)	
5	Reserved	1				•	•	
6-9	alphanumerical channel of	origin: fo	ur-character label usi	ng 7-bit AS	CII with no	parity. Bits 55,	63, 71, 79 = 0	
10-13	alphanumerical channel of	destination	on: four-character lab	el using 7-	bit ASCII v	vith no parity. Bit	s 87, 95, 103, 111	= 0
14-17	local sample address code: 32-bit binary number representing the sample count of the first sample of the channel status block							
18-21	time of day code: 32-bit binary number representing time of source encoding in samples since midnight							
22	reliability flags 0: data in byte range is reliable 1: data in byte range is unreliable							
23	CRCC 00000000: not implemented X: error check code for bits 0–183							

Table 8



### FIR PROGRAMMABLE FILTERS

The **SABRE**<sup>32</sup> **Ultra** has a two-stage interpolating filter with both built-in and programmable coefficients. Each stage can be programmed and enabled independently. Each channel can also have a different filter per stage.

Each stage of the FIR filter either uses the built-in coefficients, or the programmable coefficients. Register 37 bits 5 and 1 are used for setting the filter coefficient sources.

Programming the filter requires passing every coefficient for all 8 channels to the *SABRE*<sup>32</sup> *Ultra* via l<sup>2</sup>C. Stage 1 & Stage 2 must be programmed independently. Programming starts by enabling the appropriate enable\_programming bit in register 37.

The FIR can only be programmed when DATA CLK is available and when the DAC is locked.

To program stage 1, bit 4 of register 37 must be set high. Then the 32bit coefficients are written to registers 41 (Bits [31:24]), 40 (Bits[23:16]), 39 (Bits[15:8]), 38 (Bits[7:0]) in that order. The first write to these 4 consecutive register is the 32-bit value for Channel1, coefficient1. The next write to these 4 consecutive registers is the 32-bit value for Channel2, coefficient1. After 8 writes to these 4 consecutive registers, coefficient 2 for all 8 filters is ready to be input. There are 64 coefficients to write for Stage 1. So that is 4 bytes per coefficient, 8 channels and 64 coefficients for a total of 2048 bytes to program the stage 1. Once complete, zero must be written to register 38. Bit 4 of register 37 must then be set low to finalize the programming.

To program stage 2, bit 0 of register 37 must be set high. Then the 32bit coefficients are written to registers 45 (Bits [31:24]), 44 (Bits [23:16]), 43 (Bits [15:8]), 42 (Bits [7:0]), in that order. The first write to these 4 consecutive register is the 32-bit value for Channel1, coefficient1. The next write to these 4 consecutive registers is the 32-bit value for Channel2, coefficient1. After 8 writes to these 4 consecutive registers, coefficient 2 for all 8 filters is ready to be input. There are 16 coefficients to write for Stage 2. So that is 4 bytes per coefficient, 8 channels and 16 coefficients for a total of 512 bytes to program the stage 1. Once complete, zero must be written to register 42. Bit 0 of register 37 must then be set low to finalize the programming.

#### C++ Sample Code for writing custom coefficients to either stage.

```
void CLoadCoeffDlg::ProgramStage(int nStage)
{
      BYTE WE;
      BYTE WritePort[4];
      BYTE WriteData[4];
      int nTotal;
      if(nStage==0){
                               //programming stage 1
            WE=0x10;
            WritePort[0]=41;
            WritePort[1]=40;
            WritePort[2]=39;
            WritePort[3]=38;
            nTotal=64;
      else{
                               //programming stage 2
            WE=0\times01;
            WritePort[0]=45;
            WritePort[1]=44;
            WritePort[2]=43;
            WritePort[3]=42;
            nTotal=16;
      if(!m_pParent->WriteRegisters(1, 37, &WE))
            return;
```



}

## **ES9016** Datasheet


```
for(int nCIndex=0; nCIndex<nTotal; nCIndex++){</pre>
      for(int nCh=0; nCh<8; nCh++){</pre>
            DWORD nCoeff;
            if(nStage==0)
                   nCoeff=CoeffCh[nCh].CoeffStage1[nCIndex];
            else
                   nCoeff=CoeffCh[nCh].CoeffStage2[nCIndex];
            WriteData[0]=(BYTE)(nCoeff>>24)&0xff;
            WriteData[1]=(BYTE)((nCoeff>>16)&0xff);
            WriteData[2]=(BYTE)((nCoeff>>8)&0xff);
            WriteData[3]=(BYTE)((nCoeff)&0xff);
            if(!m_pParent->WriteRegisters(4, WritePort, WriteData))
                   return;
      }
WE = 0 \times 00;
if(nStage == 0) WriteRegisters(1, 38, &WE);
else if(nStage == 1) WriteRegisters(1, 42, &WE);
if(!m_pParent->WriteRegisters(1, 37, &WE));
```




## **APPLICATION DIAGRAMS**

### 8-channel Differential Current Mode

Sabre32 Ultra in 8-Channel Differential Current Mode (DNR: 124dB, THD: -110dB)



# Recommended Differential Current Mode External Op-Amp Circuit





### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING
Storage temperature	−65°C to +105°C
Voltage range for 5V tolerant pins	-0.5V to +5.5V
Voltage range for all other pins	-0.5V to (DVCC_T+ 0.5V) or -0.5V to (DVCC_B+ 0.5V)

**WARNING:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS
Operating temperature	T <sub>A</sub>	0°C to 70°C
Digital core supply voltage	VDD	+1.2V ± 5%, 37mA nominal (Note 1)
Digital power supply voltage	DVCC_T, DVCC_B	+3.3V $\pm$ 5%, 7mA nominal (Note 1)
Analog power supply voltage	AVCC_L, AVCC_R	+3.3V $\pm$ 5%, 25mA nominal (Note 1)

#### **Note**


1) fs = 48kHz, MCLK = 40MHz,  $I^2S$  input, output unloaded

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
V <sub>IH</sub>	High-level input voltage	2.0	DVCC_T or DVCC_B	V	All inputs TTL levels except CLK and 5V tolerant input pins
		2.0	5.5	V	All 5V tolerant inputs
V <sub>IL</sub>	Low-level input voltage	-0.3	0.8	V	All input TTL levels except CLK
V <sub>CLKH</sub>	CLK high-level input	2.0	DVCC_B+ 0.25	V	TTL lovel input
V <sub>CLKL</sub>	CLK low-level input	-0.3	0.8	V	TTL level input
V <sub>OH</sub>	High-level output voltage	3.0		V	I <sub>OH</sub> = 1mA
V <sub>OL</sub>	Low-level-output voltage		0.45	V	I <sub>OL</sub> = 4mA
ILI	Input leakage current		±15	^	
I <sub>LO</sub>	Output leakage current		±15	μΑ	
C <sub>IN</sub>	Input capacitance		10	- F 6- 4MU-	
Co	Input/output capacitance		12	pF	fc = 1MHz
C <sub>CLK</sub>	CLK capacitance		20	pF	fc = 1MHz




# **MCLK Timing**



Parameter	Symbol	Min	Max	Unit
MCLK pulse width high	T <sub>MCH</sub>	4.5		ns
MCLK pulse width low	T <sub>MCL</sub>	4.5		ns
MCLK cycle time	T <sub>MCY</sub>	10		ns
MCLK duty cycle		45:55	55:45	

# **Audio Interface Timing**



Parameter	Symbol	Min	Max	Unit
DATA_CLK pulse width high	t <sub>DCH</sub>	4.5		ns
DATA_CLK pulse width low	t <sub>DCL</sub>	4.5		ns
DATA_CLK cycle time	t <sub>DCY</sub>	10		ns
DATA_CLK duty cycle		45:55	55:45	
DATA set-up time to DATA_CLK rising edge	t <sub>DS</sub>	2		ns
DATA hold time to DATA_CLK rising edge	t <sub>DH</sub>	2		ns



### **ANALOG PERFORMANCE**

#### **Test Conditions (unless otherwise stated)**

- 1.  $T_A = 25^{\circ}C$ , AVCC = 3.3V, DVCC = 1.2V, fs = 44.1kHz, MCLK = 27MHz and 32-bit data
- 2. SNR/DNR: A-weighted over 20Hz-20kHz in averaging mode
- 3. THD+N: un-weighted over 20Hz-20kHz bandwidth


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			32		Bits
MCLK (PCM normal mode)			>192 (Fs ≤ 200kHz	,	Fs
· ·		>256	>256 (200kHz < Fs ≤ 384kHz)		Fs
MCLK (PCM OSF bypass mode)			>24		Fs
MCLK (DSD mode)			>3		Fs
MCLK (SPDIF mode)			>386		Fs
DYNAMIC PERFORMANCE		_		_	
DNR (8-ch differential current mode)	-60dBFS		124		dB-A
THD+N (differential current mode)	0dBFS		<b>–110</b>		dB
PCM sampling freq (Fs, normal mode)	MCLK > 192 Fs MCLK > 256 Fs			200 384	kHz kHz
PCM sampling freq (Fs, OSF bypass)	MCLK > 24 Fs			1.536	MHz
ANALOG OUTPUT					
Differential (+ or –) voltage output range	Full-scale out		3.05 (0.924 x AVCC)		Vp-p
Differential (+ or –) voltage output offset	Bipolar zero out		1.65 (AVCC / 2)		V
Differential (+ or –) current output range (Note *1)	Full-scale out		3.656		mAp-p
Differential (+ or –) current output offset (Note *1)	Bipolar zero out to virtual ground at voltage Vg (V)		2.112 – (1000 x Vg) / 834		mA
Digital Filter Performance		•		•	•
De-emphasis error				±0.2	dB
Mute Attenuation			127		dB
PCM Filter Characteristics (Sharp Roll Off)	<u>.</u>				•
Pass band	±0.003dB			0.454fs	Hz
Pass band	-3dB			0.49fs	Hz
Stop band	< -115dB	0.546fs			Hz
Group Delay			35 / fs		s
PCM Filter Characteristics (Slow Roll Off)	<u>.</u>				•
Pass band	±0.05dB			0.308fs	Hz
Pass band	-3dB			0.454fs	Hz
Stop band	<-100dB	0.814fs			Hz
Group Delay			6.25 / fs		s
DSD Filter Characteristics					
Pass band	-3dB		50 / 60 / 70		kHz
Stop band attenuation			18		dB/oct


#### **Note**

<sup>\*1.</sup> Differential (+ or -) current output is equivalent to a differential (+ or -) voltage source in series with an  $834\Omega \pm 11\%$  resistor. The differential (+ or -) voltage source has a peak-to-peak output range of (0.924 x AVCC) = 3.05V and an output offset of (AVCC / 2) = 1.65V with a 3.3V AVCC.





# PCM DE-EMPHASIS FILTER RESPONSE (32kHz)







# PCM DE-EMPHASIS FILTER RESPONSE (44.1kHz)






# PCM DE-EMPHASIS FILTER RESPONSE (48kHz)








## PCM SHARP ROLL-OFF FILTER RESPONSE




### PCM SLOW ROLL-OFF FILTER RESPONSE






# **DSD FILTER RESPONSE**





# **48-Pin LQFP Mechanical Dimensions**



		MILLIMETERS		
Symbol	Description	Min.	Nom.	Max.
D	Lead-to Lead, X-axis	8.75	9.00	9.25
D1	Package's Outside, X-axis	6.90	7.00	7.10
E	Lead-to Lead, Y-axis	8.75	9.00	9.25
E1	Package's Outside, Y-axis	6.90	7.00	7.10
A1	Board Standoff	0.05	0.10	0.15
A2	Package Thickness	1.35	1.40	1.45
b	Lead Width	0.17	0.20	0.27
е	Lead Pitch		0.50 BSC	
<b>e</b> <sub>1</sub>	Lead Gap	0.23	0.30	0.33
L	Foot Length	0.45	0.60	0.75
L1	Lead Length		1.00	
	Coplanarity			0.102
	Foot Angle	00		7º
	No. of Leads in X-axis		12	
	No. of Leads in Y-axis		12	
	No. of Leads Total		48	
	Package Type		LQFP	



### **Reflow Process Considerations**

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.


The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (*Table RPC-2*). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.

Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)



Note: Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

#### Manual Soldering:

Allowed up to 2 times with maximum temperature of 350 degrees no longer than 3 seconds.



#### Table RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly	
Preheat/Soak		
Temperature Min (Tsmin)	150°C	
Temperature Max (Tsmax)	200°C	
Time (ts) from (Tsmin to Tsmax)	60-120 seconds	
Ramp-up rate (TL to Tp)	3°C / second max.	
Liquidous temperature (TL)	217°C	
Time (tL) maintained above TL	60-150 seconds	
Peak package body temperature (Tp)	For users Tp must not exceed the classification temp in Table RPC-2. For suppliers Tp must equal or exceed the Classification temp in Table RPC-2.	
Time (tp)* within 5°C of the specified		
classification temperature (Tc), see	30* seconds	
Figure RPC-1		
Ramp-down rate (Tp to TL)	6°C / second max.	
Time 25°C to peak temperature	8 minutes max.	
* Tolerance for peak profile temperature (Tp) is defined as a supplier minimum and a user maximum.		

Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ±2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1. For example, if Tc is 260°C and time tp is 30 seconds, this means the following for the supplier and the user. For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.

For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

#### Table RPC-2 Pb-Free Process - Classification Temperatures (Tc)

Package Thickness	Volume mm3, <350	Volume mm3, 350 to 2000	Volume mm3, >2000
< 1.6 mm	260°C	260°C	260°C
1.6 mm – 2.5 mm	260°C	250°C	245°C
> 2.5 mm	250°C	245°C	245°C

Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).

Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks.

Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



### ORDERING INFORMATION

Part Number	Description	Package
ES9016S	Sabre <sup>32</sup> Ultra 8-channel Audio DAC	48-pin LQFP

The letter S at the end of the part number identifies the package type LQFP.

# **Revision History**

Revision	Date	Notes
1.1u	May 26, 2009	Initial version
1.1u2	June 10, 2009	Pin 30 is AUTOMUTE instead of ADDR. Updated block diagram. Updated chip address to 0x92
1.2u2	February 11, 2010	Correct Sample Rate Calculation formula
1.2u3	July 11, 2012	Updated Feature Table
1.2u4	December 12, 2012	Updated Analog Performance table  – Maximum PCM sampling frequency  Updated I <sup>2</sup> C compatible modes. Update 5V tolerant pins.  Updated pinout. Update PCM Audio Interface Diagram
1.3	July 16, 2013	Added reflow profile
1.4	January 21, 2014	Updated supported sampling rates
1.5	June 5, 2014	Added SABRE SOUND <sup>™</sup> trademark
1.6	July 22, 2014	Updated ESS' FAX number. Added medical use legal disclaimer. Page 23, corrected polarity of op amp U2 on application circuit
1.7	September 16, 2014	Updated DAC output resistance from 781.25 $\Omega$ to 834 $\Omega$ ±11%
1.8	December 1, 2014	Corrected value of differential current output range on page 26
1.9	February 18, 2015	Corrected filter formulae on Analog Performance table
1.91	May 8, 2015	Updated ESS' contact information

ESS' ICs are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability whatsoever and disclaims any expressed, implied or statutory warranty for use of ESS' ICs in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.