


# DATA SHEET



BITSTREAM CONVERSION

## **UDA1328T** Multi-channel filter DAC

Product specification  
Supersedes data of 2000 Jan 04  
File under Integrated Circuits, IC01

2001 Mar 27

**Multi-channel filter DAC****UDA1328T**

|                                                           |      |                                                                                |
|-----------------------------------------------------------|------|--------------------------------------------------------------------------------|
| <b>CONTENTS</b>                                           | 10   | <b>LIMITING VALUES</b>                                                         |
| 1 FEATURES                                                | 11   | HANDLING                                                                       |
| 1.1 General                                               | 12   | THERMAL CHARACTERISTICS                                                        |
| 1.2 Multiple format input interface                       | 13   | QUALITY SPECIFICATION                                                          |
| 1.3 Multi-channel DAC                                     | 14   | DC CHARACTERISTICS                                                             |
| 1.4 Advanced audio configuration                          | 15   | AC CHARACTERISTICS (ANALOG)                                                    |
| 2 APPLICATIONS                                            | 16   | AC CHARACTERISTICS (DIGITAL)                                                   |
| 3 GENERAL DESCRIPTION                                     | 17   | APPLICATION INFORMATION                                                        |
| 4 ORDERING INFORMATION                                    | 18   | PACKAGE OUTLINE                                                                |
| 5 QUICK REFERENCE DATA                                    | 19   | SOLDERING                                                                      |
| 6 BLOCK DIAGRAM                                           | 19.1 | Introduction to soldering surface mount packages                               |
| 7 PINNING                                                 | 19.2 | Reflow soldering                                                               |
| 8 FUNCTIONAL DESCRIPTION                                  | 19.3 | Wave soldering                                                                 |
| 8.1 System clock                                          | 19.4 | Manual soldering                                                               |
| 8.2 Application modes                                     | 19.5 | Suitability of surface mount IC packages for wave and reflow soldering methods |
| 8.3 Interpolation filter (DAC)                            | 20   | DATA SHEET STATUS                                                              |
| 8.4 Digital silence detection                             | 21   | DEFINITIONS                                                                    |
| 8.5 Noise shaper                                          | 22   | DISCLAIMERS                                                                    |
| 8.6 Filter stream DAC                                     |      |                                                                                |
| 8.7 Static mode                                           |      |                                                                                |
| 8.7.1 System clock setting                                |      |                                                                                |
| 8.7.2 De-emphasis control                                 |      |                                                                                |
| 8.7.3 Digital interface formats                           |      |                                                                                |
| 8.8 L3 mode                                               |      |                                                                                |
| 8.8.1 Digital interface formats                           |      |                                                                                |
| 8.8.2 L3 address                                          |      |                                                                                |
| 9 L3 INTERFACE DESCRIPTION                                |      |                                                                                |
| 9.1 Address mode                                          |      |                                                                                |
| 9.2 Data transfer mode                                    |      |                                                                                |
| 9.2.1 Programming the sound processing and other features |      |                                                                                |
| 9.2.2 Reset bit                                           |      |                                                                                |
| 9.2.3 System clock frequency                              |      |                                                                                |
| 9.2.4 Data input format                                   |      |                                                                                |
| 9.2.5 Quick mute                                          |      |                                                                                |
| 9.2.6 Power control                                       |      |                                                                                |
| 9.3 Feature settings                                      |      |                                                                                |
| 9.3.1 Channel selection mode                              |      |                                                                                |
| 9.3.2 Volume control                                      |      |                                                                                |
| 9.3.3 Sub volume control                                  |      |                                                                                |
| 9.3.4 Mute                                                |      |                                                                                |
| 9.3.5 Digital silence mode                                |      |                                                                                |
| 9.3.6 De-emphasis                                         |      |                                                                                |
| 9.3.7 Output polarity control                             |      |                                                                                |

## Multi-channel filter DAC

## UDA1328T

**1 FEATURES****1.1 General**

- 2.7 to 3.6 V power supply
- 5 V tolerant TTL compatible inputs
- Selectable control via L3 microcontroller interface or via static pin control
- Multi-channel integrated digital filter plus non-inverting Digital-to-Analog Converter (DAC)
- Supports sample frequencies between 5 and 100 kHz
- Digital silence detection (output)
- Slave mode only applications
- No analog post filtering required for DAC
- Easy application.

**1.2 Multiple format input interface**


- I<sup>2</sup>S-bus, MSB-justified and LSB-justified format compatible (in L3 mode)
- I<sup>2</sup>S-bus and LSB-justified format compatible
- 1f<sub>s</sub> input format data rate.

**1.3 Multi-channel DAC**

- 6-channel DAC with power on/off control
- Digital logarithmic volume control via L3; volume can be set for each of the channels individually
- Digital de-emphasis for 32, 44.1, 48 and 96 kHz f<sub>s</sub> via L3 and, for 32, 44.1 and 48 kHz in static mode
- Soft or quick mute via L3
- Output signal polarity control via L3 microcontroller interface.

**1.4 Advanced audio configuration**

- 6-channel line output (under L3 volume control)
- A stereo differential output (channel 1 and channel 2) for improved performance
- High linearity, wide dynamic range, low distortion.

**2 APPLICATIONS**

This multi-channel DAC is eminently suitable for DVD-like applications in which 5.1 channel encoded signals are used.

**3 GENERAL DESCRIPTION**

The UDA1328 is a single-chip 6-channel DAC employing bitstream conversion techniques, which can be used either in L3 microcontroller mode or in static pin mode.

The UDA1328 supports the I<sup>2</sup>S-bus data format with word lengths of up to 24 bits, the MSB-justified data format with word lengths of up to 24 bits and the LSB-justified serial data format with word lengths of 16, 18, 20 and 24 bits.

All digital sound processing features can be controlled with the L3 interface e.g. volume control, selecting digital silence type, output polarity control and mute. Also system features such as power control, digital silence detection mode and output polarity control.

Under static pin control, via static pins, the system clock can be set to either 256f<sub>s</sub> or 384f<sub>s</sub> support, digital de-emphasis can be set, there is digital mute and the digital input formats can also be set.

**4 ORDERING INFORMATION**

| TYPE<br>NUMBER | PACKAGE |                                                            |          |
|----------------|---------|------------------------------------------------------------|----------|
|                | NAME    | DESCRIPTION                                                | VERSION  |
| UDA1328T       | SO32    | plastic small outline package; 32 leads; body width 7.5 mm | SOT287-1 |

## Multi-channel filter DAC

UDA1328T

## 5 QUICK REFERENCE DATA

| SYMBOL                                                   | PARAMETER                                            | CONDITIONS              | MIN. | TYP. | MAX. | UNIT |
|----------------------------------------------------------|------------------------------------------------------|-------------------------|------|------|------|------|
| Supplies                                                 |                                                      |                         |      |      |      |      |
| V <sub>DDA</sub>                                         | analog supply voltage                                |                         | 2.7  | 3.3  | 3.6  | V    |
| V <sub>DDD</sub>                                         | digital supply voltage                               |                         | 2.7  | 3.3  | 3.6  | V    |
| I <sub>DDA</sub>                                         | analog supply current                                | 6 channels active       | –    | 28   | –    | mA   |
| I <sub>DDD</sub>                                         | digital supply current                               |                         | –    | 11   | –    | mA   |
| T <sub>amb</sub>                                         | ambient temperature                                  |                         | –40  | –    | +85  | °C   |
| DAC: channels 1 and 2 differential                       |                                                      |                         |      |      |      |      |
| V <sub>o(rms)</sub>                                      | output voltage (RMS value)                           | notes 1 and 2           | –    | 2    | –    | V    |
| (THD + N)/S                                              | total harmonic distortion plus noise-to-signal ratio | at 0 dB                 |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | –95  | –88  | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | –90  | –    | dB   |
|                                                          |                                                      | at –60 dB; A-weighted   |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | –46  | –    | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | –44  | –    | dB   |
| S/N                                                      | signal-to-noise ratio                                | code = 0; A-weighted    |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | 106  | –    | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | 104  | –    | dB   |
| DAC: channels 3 to 6 (channels 1 and 2 non-differential) |                                                      |                         |      |      |      |      |
| V <sub>o(rms)</sub>                                      | output voltage (RMS value)                           | note 1                  | –    | 1    | –    | V    |
| (THD + N)/S                                              | total harmonic distortion plus noise-to-signal ratio | at 0 dB                 |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | –90  | –83  | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | –85  | –    | dB   |
|                                                          |                                                      | at –60 dB; A-weighted   |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | –43  | –    | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | –41  | –    | dB   |
| S/N                                                      | signal-to-noise ratio                                | code = 0; A-weighted    |      |      |      |      |
|                                                          |                                                      | f <sub>s</sub> = 48 kHz | –    | 103  | –    | dB   |
|                                                          |                                                      | f <sub>s</sub> = 96 kHz | –    | 101  | –    | dB   |
| α <sub>CS</sub>                                          | channel separation                                   |                         | –    | 100  | –    | dB   |

## Notes

1. The output voltage scales proportionally with the power supply voltage.
2. In this case the two outputs per channel (for channels 1 and 2) are combined.

Multi-channel filter DAC

UDA1328T

6 BLOCK DIAGRAM




Fig.1 Block diagram.

## Multi-channel filter DAC

## UDA1328T

## 7 PINNING

| SYMBOL           | PIN | DESCRIPTION                                                                                   |
|------------------|-----|-----------------------------------------------------------------------------------------------|
| VOUT3            | 1   | channel 3 analog output                                                                       |
| VOUT4            | 2   | channel 4 analog output                                                                       |
| V <sub>SSA</sub> | 3   | analog ground                                                                                 |
| VOUT5            | 4   | channel 5 analog output                                                                       |
| VOUT6            | 5   | channel 6 analog output                                                                       |
| V <sub>DDA</sub> | 6   | analog supply voltage                                                                         |
| n.c.             | 7   | not connected (reserved)                                                                      |
| TEST3            | 8   | test output 3                                                                                 |
| STATIC           | 9   | static mode/L3 mode switch input                                                              |
| BCK              | 10  | bit clock input                                                                               |
| WS               | 11  | word select input                                                                             |
| DATAI12          | 12  | data input channel 1 and 2                                                                    |
| DATAI34          | 13  | data input channel 3 and 4                                                                    |
| DATAI56          | 14  | data input channel 5 and 6                                                                    |
| n.c.             | 15  | not connected (reserved)                                                                      |
| SYSCLK           | 16  | system clock: 256f <sub>s</sub> , 384f <sub>s</sub> , 512f <sub>s</sub> and 768f <sub>s</sub> |
| L3MODE           | 17  | L3 mode selection input                                                                       |
| L3CLOCK          | 18  | L3 clock input                                                                                |
| L3DATA           | 19  | L3 data input                                                                                 |
| V <sub>SSD</sub> | 20  | digital ground                                                                                |
| V <sub>DDD</sub> | 21  | digital supply voltage                                                                        |
| TEST2            | 22  | test output 2                                                                                 |
| MUTE             | 23  | static mute control input                                                                     |
| DEEM1            | 24  | DEEM control 1 input (static mode)                                                            |
| DEEM0            | 25  | L3 address select (L3 mode)/DEEM control 0 input (static mode)                                |
| DS               | 26  | digital silence detect output                                                                 |
| TEST1            | 27  | test input 1                                                                                  |
| VOUT1P           | 28  | channel 1 analog output P                                                                     |
| VOUT1N           | 29  | channel 1 analog output N                                                                     |
| V <sub>ref</sub> | 30  | DAC reference voltage                                                                         |
| VOUT2N           | 31  | channel 2 analog output N                                                                     |
| VOUT2P           | 32  | channel 2 analog output P                                                                     |




Fig.2 Pin configuration.

## Multi-channel filter DAC

## UDA1328T

## 8 FUNCTIONAL DESCRIPTION

## 8.1 System clock

The UDA1328 operates in slave mode only, this means that in all applications the system must provide the system clock. The system frequency is selectable. The options are 256f<sub>s</sub>, 384f<sub>s</sub>, 512f<sub>s</sub> and 768f<sub>s</sub> for the L3 mode and 256f<sub>s</sub> or 384f<sub>s</sub> for the static mode. The system clock must be frequency-locked to the digital interface signals.

It should be noted that the UDA1328 can operate from 5 to 100 kHz sampling frequency (f<sub>s</sub>). However in 768f<sub>s</sub> mode the sampling frequency must be limited to 55 kHz.

## 8.2 Application modes

Operating mode can be set with the STATIC pin, either to L3 mode (STATIC = LOW) or to the static mode (STATIC = HIGH). See Table 1 for pin functions in the static mode.

**Table 1** Mode selection in the static mode

| PIN     | L3 MODE          | STATIC MODE        |
|---------|------------------|--------------------|
| L3CLOCK | L3CLOCK          | clock select       |
| L3MODE  | L3MODE           | SF1 <sup>(1)</sup> |
| L3DATA  | L3DATA           | SF0 <sup>(1)</sup> |
| MUTE    | X <sup>(2)</sup> | MUTE               |
| DEEM1   | X <sup>(2)</sup> | DEEM1              |
| DEEM0   | L3ADR            | DEEM0              |

## Notes

- SF1 and SF0 are the Serial Format inputs (2-bit).
- X means that the pin has no function in this mode and can best be connected to ground.

## 8.3 Interpolation filter (DAC)

The digital filter interpolates from 1 to 128f<sub>s</sub> by cascading a half-band filter and a FIR filter, see Table 2. The overall filter characteristic of the digital filters is illustrated in Fig.3, and the pass-band ripple is illustrated in Fig.4. Both figures are with a 44.1 kHz sampling frequency.

**Table 2** Interpolation filter characteristics

| ITEM             | CONDITION               | VALUE (dB) |
|------------------|-------------------------|------------|
| Pass-band ripple | 0 to 0.45f <sub>s</sub> | ±0.02      |
| Stop band        | >0.55f <sub>s</sub>     | –55        |
| Dynamic range    | 0 to 0.45f <sub>s</sub> | >114       |
| DC gain          | –                       | –3.5       |

## 8.4 Digital silence detection

The UDA1328 can detect digital silence conditions in channels 1 to 6, and report this via the output pin DS. This function is implemented to allow for external manipulation of the audio signal in the absence of program material, such as muting or recorder control.

An active LOW output is produced at the DS pin if the channels selected via L3 or for all channels in static mode, carries all zeroes for at least 9600 consecutive audio samples (equals 200 ms for f<sub>s</sub> = 48 kHz). The DS pin is also active LOW when the output is digitally muted either via the L3 interface or via the STATIC pin.

In static mode all channels participate in the digital silence detection. In L3 mode control each channel can be set, either to participate in the digital silence detection or not.

## 8.5 Noise shaper

The 3rd-order noise shaper operates at 128f<sub>s</sub>. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using a Filter Stream DAC (FSDAC).

## 8.6 Filter stream DAC

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier. In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. No post-filter is needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.

The output voltage of the FSDAC scales proportionally with the power supply voltage.

## 8.7 Static mode

The UDA1328 is set to static mode by setting the STATIC pin HIGH. The function of 6 pins of the device now get another function as can be seen in Table 1.

## 8.7.1 SYSTEM CLOCK SETTING

In static mode pin 18 (L3CLOCK) is used to select the system clock setting. When pin 18 is LOW, the device is in 256f<sub>s</sub> mode, when pin 18 is HIGH the device is in 384f<sub>s</sub> mode.

## Multi-channel filter DAC

## UDA1328T

## 8.7.2 DE-EMPHASIS CONTROL

In static pin mode the pins DEEM0 and DEEM1 control the de-emphasis mode; see Table 3.

**Table 3** De-emphasis control

| DEEM MODE            | DEEM1 | DEEM0 |
|----------------------|-------|-------|
| No de-emphasis       | 0     | 0     |
| 32 kHz de-emphasis   | 0     | 1     |
| 44.1 kHz de-emphasis | 1     | 0     |
| 48 kHz de-emphasis   | 1     | 1     |

## 8.7.3 DIGITAL INTERFACE FORMATS

In static pin mode the digital audio interface formats can be selected via pin 17 (SF1) and 19 (SF0). The following interface formats can be selected (see also Table 4):

- I<sup>2</sup>S-bus with data word length of up to 24 bits
- LSB-justified format with data word length of 16, 20 or 24 bits.

**Table 4** Input format selection in the static mode

| INPUT FORMAT          | SF1 | SF0 |
|-----------------------|-----|-----|
| I <sup>2</sup> S-bus  | 0   | 0   |
| LSB-justified 16 bits | 0   | 1   |
| LSB-justified 20 bits | 1   | 0   |
| LSB-justified 24 bits | 1   | 1   |

It should be noted that the digital audio interface holds that the BCK frequency can be 64 times the WS maximum frequency, or  $f_{BCK} \leq 64 \times f_{WS}$

## 8.8 L3 mode

The device is set to L3 mode by setting the STATIC pin to LOW. The device can then be controlled via the L3 microcontroller interface (see Chapter 9).

## 8.8.1 DIGITAL INTERFACE FORMATS

The following interface formats can be selected in the L3 mode:

- I<sup>2</sup>S-bus with data word length of up to 24 bits
- MSB-justified with data word length of up to 24 bits
- LSB-justified format with data word length of 16, 18, 20 or 24 bits.

## 8.8.2 L3 ADDRESS


The UDA1328 can be addressed via the L3 microcontroller interface using one of two addresses. This is done in order to individually control the UDA1328 and other Philips DACs or CODECs via the same L3 bus.

The address can be selected using pin 25 (DEEM0) in L3 mode. When pin 25 is set LOW, the address is 000100. When pin 25 is set HIGH the address is 000101.




Multi-channel filter DAC

UDA1328T



$f_s = 6.14400 \text{ MHz}$

Fig.3 Overall frequency characteristics.



$f_s = 6.14400 \text{ MHz}$

Fig.4 Pass-band ripple of all filters.

Multi-channel filter DAC

UDA1328T




Fig.5 Serial interface; input formats.

## Multi-channel filter DAC

## UDA1328T

**9 L3 INTERFACE DESCRIPTION**

The following system and digital sound processing features can be controlled in the microcontroller mode of the UDA1328:

- Data input format
- De-emphasis for 32, 44.1, 48 and 96 kHz
- Volume control: master and for individual channels
- Soft or quick mute: master and for individual channels
- Output polarity control: master and for individual channels
- Digital silence control: master and for individual channels
- Power-down mode.

The exchange of data and control information between the microcontroller and the UDA1328 is accomplished via a serial hardware interface comprising the following pins:

L3DATA: microcontroller interface data line

L3MODE: microcontroller interface mode line

L3CLOCK: microcontroller interface clock line.

Information transfer via the microcontroller bus is organized LSB first and is in accordance with the so called 'L3' format, in which two different modes of operation can be distinguished. The address mode and data transfer mode are illustrated in Figs 6 and 7.

The address mode is required to select a device communicating via the L3-bus and to define the destination registers for the data transfer mode. Data transfer for the UDA1328 can only be in one direction; input to the UDA1328 to program its sound processing and other functional features.

**9.1 Address mode**

The address mode is used to select a device for subsequent data transfer and to define the destination registers. The address mode is characterized by L3MODE being LOW and a burst of 8 pulses on L3CLOCK, accompanied by 8 data bits. The fundamental timing is shown in Fig.6. Data bits 0 and 1 indicate the type of subsequent data transfer as given in Table 5.

**Table 5** Selection of data transfer

| BIT 1 | BIT 0 | TRANSFER                                                                     |
|-------|-------|------------------------------------------------------------------------------|
| 0     | 0     | data (volume, de-emphasis, mute, digital silence mode, polarity control)     |
| 0     | 1     | not used                                                                     |
| 1     | 0     | status (system clock frequency, data input format, mute mode, power control) |
| 1     | 1     | not used                                                                     |

Data bits 7 to 2 represent a 6-bit device address, with bit 7 being the MSB and bit 2 the LSB. The address of the UDA1328 is 000100 (bit 7 to bit 2) when L3ADR (DEEM0) = LOW or 000101 when L3ADR = HIGH. In the event that the UDA1328 receives a different address, it will deselect its microcontroller interface logic.

**9.2 Data transfer mode**

The selection performed in the address mode remains active during subsequent data transfers, until the UDA1328 receives a new address command. The fundamental timing of data transfers is essentially the same as in the address mode, shown in Fig.6. The maximum input clock and data rate is 64fs. All transfers are byte wise, i.e. they are based on groups of 8 bits. Data will be stored in the UDA1328 after the eighth bit of a byte has been received. A multibyte transfer is illustrated in Fig.8.

**9.2.1 PROGRAMMING THE SOUND PROCESSING AND OTHER FEATURES**

The sound processing and other feature values are stored in independent registers. The first selection of the registers is achieved by the choice of data type that is transferred. This is performed in the address mode, bit 1 and bit 0 (see Table 5). The second selection is performed by the 2 MSBs of the data byte (bit 7 and bit 6). The other bits in the data byte (bit 5 to bit 0) is the value that is placed in the selected registers.

When the data transfer of type 'data' is selected, the features volume, sub volume, de-emphasis, mute, digital silence settings, output polarity control and channel selection can be controlled. When the data transfer of type 'status' is selected, the features system clock frequency, data input format, mute mode and power control can be controlled.

Multi-channel filter DAC

UDA1328T




Fig.6 Timing address mode.




Fig.7 Timing for data transfer mode.

Multi-channel filter DAC

UDA1328T




Table 6 Data transfer of type ‘status’

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | REGISTER SELECTED                |
|-------|-------|-------|-------|-------|-------|-------|-------|----------------------------------|
| 0     | RST   | SC1   | SC0   | IF2   | IF1   | IF0   | 0     | ReSeT                            |
|       |       |       |       |       |       |       |       | System Clock frequency (1 and 0) |
|       |       |       |       |       |       |       |       | data Input Format (2 to 0)       |
| 1     | 0     | 0     | 0     | 0     | 0     | QM    | PC    | Quick/soft Mute                  |
|       |       |       |       |       |       |       |       | Power Control                    |

Table 7 Data transfer of type ‘data’

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | REGISTER SELECTED                 |
|-------|-------|-------|-------|-------|-------|-------|-------|-----------------------------------|
| 0     | 0     | VC5   | VC4   | VC3   | VC2   | VC1   | VC0   | Volume Control (5 to 0)           |
| 0     | 1     | 0     | 0     | 0     | 0     | VQ1   | VQ0   | 0.25 dB step sub volume (1 and 0) |
| 1     | 0     | DE2   | DE1   | DE0   | MT    | DSM   | PLC   | DE-emphasis (2 to 0)              |
|       |       |       |       |       |       |       |       | MuTe                              |
|       |       |       |       |       |       |       |       | Digital Silence Mode              |
|       |       |       |       |       |       |       |       | PoLarity Control                  |
| 1     | 1     | 0     | 0     | ACH   | CH2   | CH1   | CH0   | All CHannels select               |
|       |       |       |       |       |       |       |       | CHannel select (2 to 0)           |

## Multi-channel filter DAC

## UDA1328T

## 9.2.2 RESET BIT

A 1-bit value to initialize the L3 registers with the default settings (except the system clock setting and the data input format setting) by writing a logic 1 to RST (see Table 6).

The default settings after reset are as follows:

- Mute mode: soft mute
- Power: on
- Volume: 0 dB
- Sub volume: 0 dB
- De-emphasis: off
- Mute: off
- Silence detect mode: detect
- Polarity: non-inverting.

## 9.2.3 SYSTEM CLOCK FREQUENCY

A 2-bit value (SC1 and SC0) to select the used external clock frequency (see Table 8).

**Table 8** System clock frequency settings

| SC1 | SC0 | FUNCTION          |
|-----|-----|-------------------|
| 0   | 0   | 512f <sub>s</sub> |
| 0   | 1   | 384f <sub>s</sub> |
| 1   | 0   | 256f <sub>s</sub> |
| 1   | 1   | 768f <sub>s</sub> |

## 9.2.4 DATA INPUT FORMAT

A 3-bit value (IF2 to IF0) to select the used data format (see Table 9).

**Table 9** Data input format settings

| IF2 | IF1 | IF0 | FUNCTION               |
|-----|-----|-----|------------------------|
| 0   | 0   | 0   | I <sup>2</sup> S-bus   |
| 0   | 0   | 1   | LSB-justified; 16 bits |
| 0   | 1   | 0   | LSB-justified; 18 bits |
| 0   | 1   | 1   | LSB-justified; 20 bits |
| 1   | 0   | 0   | MSB-justified          |
| 1   | 0   | 1   | LSB-justified; 24 bits |
| 1   | 1   | 0   | reserved               |
| 1   | 1   | 1   | reserved               |

## 9.2.5 QUICK MUTE

A 1-bit value to set the mute mode to either soft mute (via cosine roll-off), quick or hard mute.

**Table 10** Quick mute

| QM | FUNCTION        |
|----|-----------------|
| 0  | soft mute mode  |
| 1  | quick mute mode |

## 9.2.6 POWER CONTROL

A 1-bit value to disable the ADC and/or DAC to reduce power consumption.

**Table 11** Power control settings

| PC | FUNCTION         |
|----|------------------|
| 0  | all channels off |
| 1  | all channels on  |

## 9.3 Feature settings

In the UDA1328 there are features that can be controlled either per-channel or all at the same time. These features are:

- Volume control
- Sub volume control
- Mute
- Output polarity control
- Digital silence detect.

When a 'per-channel' setting is required for these features, the ACH bit (see Table 7) must be set to logic 0 before writing a new value to one of the features. Once this has been performed a channel is selected via the CH2 to CH0 bits. The features for this channel can be controlled without sending the same channel address again (low microcontroller mode).

When the ACH bit is set to logic 1, which means 'all channels select', all channels will be set to the same value of the feature sent afterwards.

For the digital silence detector it holds that the DS pin is either active on the selected channel when bit ACH is set to logic 0 before writing the DSM bit, or the DS pin is active on all channels when the ACH bit is set to logic 1.

## Multi-channel filter DAC

## UDA1328T

## 9.3.1 CHANNEL SELECTION MODE

A 1-bit value to set the selection mode (either individually or per-channel) for the volume, mute, polarity control and silence detect is given in Table 12. The 3-bit value is given in Table 13.

**Table 12** 1-bit selection

| ACH <sup>(1)</sup> | FUNCTION                                 |
|--------------------|------------------------------------------|
| 0                  | individual channel select; use CH(2 : 0) |
| 1                  | all channels selected                    |

**Note**

- For setting the de-emphasis mode, the ACH bit must be set to logic 1 before setting the de-emphasis.

**Table 13** 3-bit selection

| CH2 | CH1 | CH0 | FUNCTION           |
|-----|-----|-----|--------------------|
| 0   | 0   | 0   | channel 1 selected |
| 0   | 0   | 1   | channel 2 selected |
| 0   | 1   | 0   | channel 3 selected |
| 0   | 1   | 1   | channel 4 selected |
| 1   | 0   | 0   | channel 5 selected |
| 1   | 0   | 1   | channel 6 selected |
| 1   | 1   | 0   | not used           |
| 1   | 1   | 1   | not used           |

## 9.3.2 VOLUME CONTROL

A 6-bit value to program the channel volume attenuation (VC5 to VC0). The range is 0 dB to  $-\infty$  dB in steps of 1 dB (see Table 14).

**Table 14** Volume settings

| VC5 | VC4 | VC3 | VC2 | VC1 | VC0 | VOLUME (dB) |
|-----|-----|-----|-----|-----|-----|-------------|
| 0   | 0   | 0   | 0   | 0   | 0   | 0           |
| 0   | 0   | 0   | 0   | 0   | 1   | 0           |
| 0   | 0   | 0   | 0   | 1   | 0   | -1          |
| 0   | 0   | 0   | 0   | 1   | 1   | -2          |
| :   | :   | :   | :   | :   | :   | :           |
| 1   | 1   | 1   | 0   | 1   | 1   | -58         |
| 1   | 1   | 1   | 1   | 0   | 0   | -59         |
| 1   | 1   | 1   | 1   | 0   | 1   | -60         |
| 1   | 1   | 1   | 1   | 1   | 0   | $-\infty$   |
| 1   | 1   | 1   | 1   | 1   | 1   | $-\infty$   |

## 9.3.3 SUB VOLUME CONTROL

A 2-bit value to program the channel volume attenuation with a 0.25 dB step (VQ1 and VQ0). To validate the sub volume settings in these registers, the volume control registers of corresponding channels must be updated one after the other.

**Table 15** Sub volume settings

| VQ1 | VQ0 | VOLUME (dB) |
|-----|-----|-------------|
| 0   | 0   | 0.00        |
| 0   | 1   | -0.25       |
| 1   | 0   | -0.50       |
| 1   | 1   | -0.75       |

## 9.3.4 MUTE

A 1-bit value to enable the digital mute (the type of mute is set via the QM bit in the status register).

**Table 16** Mute

| MT | FUNCTION  |
|----|-----------|
| 0  | no muting |
| 1  | muting    |

## 9.3.5 DIGITAL SILENCE MODE

A 1-bit value to set the digital silence mode. This bit is set together with the channel address CH2 to CH0 and the ACH bit.

When the ACH bit is set to logic 0, each channel can be selected for digital silence detection. When the ACH bit is set to logic 1 all channels are selected.

**Table 17** Digital silence mode

| DSM | FUNCTION         |
|-----|------------------|
| 0   | no participation |
| 1   | participates     |

## Multi-channel filter DAC

## UDA1328T

## 9.3.6 DE-EMPHASIS

A 2-bit value to enable the digital de-emphasis filter.

**Table 18** De-emphasis settings

| DE2 | DE1 | DE0 | FUNCTION              |
|-----|-----|-----|-----------------------|
| 0   | 0   | 0   | no de-emphasis        |
| 0   | 0   | 1   | de-emphasis; 32 kHz   |
| 0   | 1   | 0   | de-emphasis; 44.1 kHz |
| 0   | 1   | 1   | de-emphasis; 48 kHz   |
| 1   | 0   | 0   | de-emphasis; 96 kHz   |

## 9.3.7 OUTPUT POLARITY CONTROL

A 1-bit value to program the output polarity of the output signal. This bit must be used together with the CH2 to CH0 bits and the ACH bit to either select the polarity for all channels or to set for each channel individually.

**Table 19** Output polarity control

| PLC | FUNCTION      |
|-----|---------------|
| 0   | non-inverting |
| 1   | inverting     |

## 10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL                 | PARAMETER                                                                                          | CONDITIONS                                                        | MIN.  | MAX.  | UNIT |
|------------------------|----------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|-------|-------|------|
| $V_{DD}$               | digital supply voltage                                                                             | note 1                                                            | –     | 5.0   | V    |
| $V_{DDA}$              | analog supply voltage                                                                              | note 1                                                            | –     | 5.0   | V    |
| $T_{\text{xtal(max)}}$ | maximum crystal temperature                                                                        |                                                                   | –     | 150   | °C   |
| $T_{\text{stg}}$       | storage temperature                                                                                |                                                                   | –65   | +125  | °C   |
| $T_{\text{amb}}$       | ambient temperature                                                                                |                                                                   | –40   | +85   | °C   |
| $V_{\text{es}}$        | electrostatic handling                                                                             | note 2                                                            | –3000 | +3000 | V    |
|                        |                                                                                                    | note 3                                                            | –250  | +250  | V    |
| $I_{\text{lu(prot)}}$  | latch-up protection current                                                                        | $T_{\text{amb}} = 125\text{ °C}$ ; $V_{DD} = 3.6\text{ V}$        | –     | 200   | mA   |
| $I_{\text{sc(DAC)}}$   | DAC short-circuit current:                                                                         | $T_{\text{amb}} = 0\text{ °C}$ ; $V_{DD} = 3.0\text{ V}$ ; note 4 | –     | 482   | mA   |
|                        | output short-circuited to $V_{SSA(\text{DAC})}$<br>output short-circuited to $V_{DDA(\text{DAC})}$ |                                                                   | –     | 346   | mA   |

## Notes

1. All supply connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 kΩ series resistor, expect pin 19 (L3DATA) which can withstand ESD pulses of –2500 to +2500 V.
3. Equivalent to discharging a 200 pF capacitor via a 0.75 μH series inductor.
4. DAC operation cannot be guaranteed after a short-circuit has occurred.

## 11 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.



## Multi-channel filter DAC

## UDA1328T

## 12 THERMAL CHARACTERISTICS

| SYMBOL        | PARAMETER                                   | CONDITIONS  | VALUE | UNIT |
|---------------|---------------------------------------------|-------------|-------|------|
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | in free air | 58    | K/W  |

## 13 QUALITY SPECIFICATION

In accordance with "SNW-FQ-611-E".

## 14 DC CHARACTERISTICS

$V_{DD} = V_{DDA} = 3.3\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ;  $R_L = 5\text{ k}\Omega$ . All voltages referenced to ground (pins 3 and 20); unless otherwise specified.

| SYMBOL                                                 | PARAMETER                                          | CONDITIONS                             | MIN.          | TYP.         | MAX.          | UNIT          |
|--------------------------------------------------------|----------------------------------------------------|----------------------------------------|---------------|--------------|---------------|---------------|
| <b>Supplies</b>                                        |                                                    |                                        |               |              |               |               |
| $V_{DDA}$                                              | analog supply voltage                              | note 1                                 | 2.7           | 3.3          | 3.6           | V             |
| $V_{DDD}$                                              | digital supply voltage                             | note 1                                 | 2.7           | 3.3          | 3.6           | V             |
| $I_{DDA}$                                              | analog supply current                              | all channels active;<br>operating mode | –             | 28           | –             | mA            |
| $I_{DDD}$                                              | digital supply current                             | operating mode                         | –             | 11           | –             | mA            |
| <b>Digital input pins: 5 V tolerant TTL compatible</b> |                                                    |                                        |               |              |               |               |
| $V_{IH}$                                               | HIGH-level input voltage                           |                                        | 2.0           | –            | –             | V             |
| $V_{IL}$                                               | LOW-level input voltage                            |                                        | –             | –            | 0.8           | V             |
| $V_{IL(th)}$                                           | LOW-level threshold input voltage;<br>falling edge |                                        | 0.9           | –            | 1.45          | V             |
| $V_{IH(th)}$                                           | HIGH-level threshold input<br>voltage; rising edge |                                        | 1.4           | –            | 1.9           | V             |
| $V_{hyst}$                                             | Schmitt trigger hysteresis voltage                 |                                        | 0.4           | –            | 0.7           | V             |
| $ I_{LI} $                                             | input leakage current                              |                                        | –             | –            | 1             | $\mu\text{A}$ |
| $C_i$                                                  | input capacitance                                  |                                        | –             | –            | 10            | pF            |
| <b>Digital output pin</b>                              |                                                    |                                        |               |              |               |               |
| $V_{OH}$                                               | HIGH-level output voltage                          | $I_{OH} = -2\text{ mA}$                | $0.85V_{DDD}$ | –            | –             | V             |
| $V_{OL}$                                               | LOW-level output voltage                           | $I_{OL} = 2\text{ mA}$                 | –             | –            | 0.4           | V             |
| <b>DAC</b>                                             |                                                    |                                        |               |              |               |               |
| $V_{ref}$                                              | reference voltage                                  | referenced to $V_{SSA}$                | $0.45V_{DDA}$ | $0.5V_{DDA}$ | $0.55V_{DDA}$ | V             |
| $I_{o(max)}$                                           | maximum output current                             | $(THD + N)/S < 0.1\%$                  | –             | 0.22         | –             | mA            |
| $R_L$                                                  | load resistance                                    |                                        | 3             | –            | –             | k $\Omega$    |
| $C_L$                                                  | load capacitance                                   | note 2                                 | –             | –            | 50            | pF            |

## Notes

1. All supply connections must be made to the same external power supply unit.
2. When the DAC drives a capacitive load above 50 pF, a series resistor of 100  $\Omega$  must be used to prevent oscillations in the output operational amplifier.

## Multi-channel filter DAC

## UDA1328T

**15 AC CHARACTERISTICS (ANALOG)**

$V_{DD} = V_{DDA} = 3.3\text{ V}$ ;  $f_i = 1\text{ kHz}$ ;  $T_{\text{amb}} = 25\text{ °C}$ ;  $R_L = 5\text{ k}\Omega$ . All voltages referenced to ground (pins 3 and 20); unless otherwise specified.

| SYMBOL                                     | PARAMETER                                            | CONDITIONS                                                     | MIN. | TYP. | MAX. | UNIT |
|--------------------------------------------|------------------------------------------------------|----------------------------------------------------------------|------|------|------|------|
| DAC: channels 1 and 2 in differential mode |                                                      |                                                                |      |      |      |      |
| V <sub>o(rms)</sub>                        | output voltage (RMS value)                           |                                                                | –    | 2    | –    | V    |
| ΔV <sub>o</sub>                            | unbalance between channels                           |                                                                | –    | 0.1  | –    | dB   |
| (THD + N)/S                                | total harmonic distortion plus noise-to-signal ratio | f <sub>s</sub> = 48 kHz; at 0 dB                               | –    | –95  | –88  | dB   |
|                                            |                                                      | f <sub>s</sub> = 48 kHz; at –60 dB; A-weighted                 | –    | –46  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; at 0 dB                               | –    | –90  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; at –60 dB; A-weighted                 | –    | –44  | –    | dB   |
| S/N                                        | signal-to-noise ratio                                | f <sub>s</sub> = 48 kHz; code = 0; A-weighted                  | –    | 106  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; code = 0; A-weighted                  | –    | 104  | –    | dB   |
| DAC: channels 3 to 6                       |                                                      |                                                                |      |      |      |      |
| V <sub>o(rms)</sub>                        | output voltage (RMS value)                           |                                                                | –    | 1    | –    | V    |
| ΔV <sub>o</sub>                            | unbalance between channels                           |                                                                | –    | 0.1  | –    | dB   |
| (THD + N)/S                                | total harmonic distortion plus noise-to-signal ratio | f <sub>s</sub> = 48 kHz; at 0 dB                               | –    | –90  | –83  | dB   |
|                                            |                                                      | f <sub>s</sub> = 48 kHz; at –60 dB; A-weighted                 | –    | –43  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; at 0 dB                               | –    | –85  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; at –60 dB; A-weighted                 | –    | –41  | –    | dB   |
| S/N                                        | signal-to-noise ratio                                | f <sub>s</sub> = 48 kHz; code = 0; A-weighted                  | –    | 103  | –    | dB   |
|                                            |                                                      | f <sub>s</sub> = 96 kHz; code = 0; A-weighted                  | –    | 101  | –    | dB   |
| PSRR                                       | power supply rejection ratio                         | f <sub>ripple</sub> = 1 kHz; V <sub>ripple(p-p)</sub> = 100 mV | –    | 50   | –    | dB   |

## Multi-channel filter DAC

## UDA1328T

**16 AC CHARACTERISTICS (DIGITAL)**

$V_{DDD} = V_{DDA} = 2.7$  to  $3.6$  V;  $T_{amb} = -20$  to  $+85$  °C;  $R_L = 5$  k $\Omega$ . All voltages referenced to ground (pins 3 and 20); unless otherwise specified. The typical timing is specified at 44.1 kHz sampling frequency.

| SYMBOL                                                        | PARAMETER                           | CONDITIONS                        | MIN. | TYP. | MAX. | UNIT        |
|---------------------------------------------------------------|-------------------------------------|-----------------------------------|------|------|------|-------------|
| $T_{sys}$                                                     | system clock cycle                  | $f_{sys} = 256f_s$                | 35   | 88   | 780  | ns          |
|                                                               |                                     | $f_{sys} = 384f_s$                | 23   | 59   | 520  | ns          |
|                                                               |                                     | $f_{sys} = 512f_s$                | 20   | 44   | 390  | ns          |
|                                                               |                                     | $f_{sys} = 768f_s$ ; note 1       | 20   | 30   | 260  | ns          |
| $t_{CWL}$                                                     | LOW-level system clock pulse width  | $f_{sys} < 19.2$ MHz              | 30   | —    | 70   | % $T_{sys}$ |
|                                                               |                                     | $f_{sys} \geq 19.2$ MHz           | 40   | —    | 60   | % $T_{sys}$ |
| $t_{CWH}$                                                     | HIGH-level system clock pulse width | $f_{sys} < 19.2$ MHz              | 30   | —    | 70   | % $T_{sys}$ |
|                                                               |                                     | $f_{sys} \geq 19.2$ MHz           | 40   | —    | 60   | % $T_{sys}$ |
| $t_r$                                                         | rise time                           |                                   | —    | —    | 20   | ns          |
| $t_f$                                                         | fall time                           |                                   | —    | —    | 20   | ns          |
| <b>Serial input data timing (see Fig.9)</b>                   |                                     |                                   |      |      |      |             |
| $T_{cy(CLK)(bit)}$                                            | bit clock period                    |                                   | 140  | —    | —    | ns          |
| $t_{CLKH(bit)}$                                               | bit clock HIGH time                 |                                   | 60   | —    | —    | ns          |
| $t_{CLKL(bit)}$                                               | bit clock LOW time                  |                                   | 60   | —    | —    | ns          |
| $t_r$                                                         | rise time                           |                                   | —    | —    | 20   | ns          |
| $t_f$                                                         | fall time                           |                                   | —    | —    | 20   | ns          |
| $t_{su(i)(D)}$                                                | data input set-up time              |                                   | 20   | —    | —    | ns          |
| $t_{h(i)(D)}$                                                 | data input hold time                |                                   | 0    | —    | —    | ns          |
| $t_{su(WS)}$                                                  | word selection set-up time          |                                   | 20   | —    | —    | ns          |
| $t_{h(WS)}$                                                   | word selection hold time            |                                   | 10   | —    | —    | ns          |
| <b>Microcontroller interface timing (see Figs 6, 7 and 8)</b> |                                     |                                   |      |      |      |             |
| $T_{cy(CLK)(L3)}$                                             | L3CLOCK time                        |                                   | 500  | —    | —    | ns          |
| $t_{CLK(L3)H}$                                                | L3CLOCK HIGH time                   |                                   | 250  | —    | —    | ns          |
| $t_{CLK(L3)L}$                                                | L3CLOCK LOW time                    |                                   | 250  | —    | —    | ns          |
| $t_{su(L3)A}$                                                 | L3MODE set-up time                  | addressing mode                   | 190  | —    | —    | ns          |
| $t_{h(L3)A}$                                                  | L3MODE hold time                    | addressing mode                   | 190  | —    | —    | ns          |
| $t_{su(L3)D}$                                                 | L3MODE set-up time                  | data transfer mode                | 190  | —    | —    | ns          |
| $t_{h(L3)D}$                                                  | L3MODE hold time                    | data transfer mode                | 190  | —    | —    | ns          |
| $t_{su(L3)DA}$                                                | L3DATA set-up time                  | data transfer and addressing mode | 190  | —    | —    | ns          |
| $t_{h(L3)DA}$                                                 | L3DATA hold time                    | data transfer and addressing mode | 30   | —    | —    | ns          |
| $t_{stp(L3)}$                                                 | L3MODE halt time                    |                                   | 190  | —    | —    | ns          |

**Note**

1. In the 768 $f_s$  clock mode, the sampling frequency must be limited to 55 kHz.

Multi-channel filter DAC

UDA1328T




Fig.9 Serial interface timing.




Fig.10 System clock timing.

## Multi-channel filter DAC

UDA1328T

## 17 APPLICATION INFORMATION




Fig.11 Application diagram.


Multi-channel filter DAC

UDA1328T

18 PACKAGE OUTLINE

SO32: plastic small outline package; 32 leads; body width 7.5 mm

SOT287-1



## Multi-channel filter DAC

## UDA1328T

**19 SOLDERING****19.1 Introduction to soldering surface mount packages**

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

**19.2 Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferably be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

**19.3 Wave soldering**

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis **must** be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

**19.4 Manual soldering**

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## Multi-channel filter DAC

## UDA1328T

## 19.5 Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE                                             | SOLDERING METHOD                  |                       |
|-----------------------------------------------------|-----------------------------------|-----------------------|
|                                                     | WAVE                              | REFLOW <sup>(1)</sup> |
| BGA, HBGA, LFBGA, SQFP, TFBGA                       | not suitable                      | suitable              |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS | not suitable <sup>(2)</sup>       | suitable              |
| PLCC <sup>(3)</sup> , SO, SOJ                       | suitable                          | suitable              |
| LQFP, QFP, TQFP                                     | not recommended <sup>(3)(4)</sup> | suitable              |
| SSOP, TSSOP, VSO                                    | not recommended <sup>(5)</sup>    | suitable              |

## Notes

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.



## Multi-channel filter DAC

UDA1328T

## 20 DATA SHEET STATUS

| DATA SHEET STATUS <sup>(1)</sup> | PRODUCT STATUS <sup>(2)</sup> | DEFINITIONS                                                                                                                                                                                                                                                                                                            |
|----------------------------------|-------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Objective data                   | Development                   | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.                                                                                                                            |
| Preliminary data                 | Qualification                 | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.                                     |
| Product data                     | Production                    | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

## 21 DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 22 DISCLAIMERS

**Life support applications** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

---

Multi-channel filter DAC

UDA1328T

---

**NOTES**

---

Multi-channel filter DAC

UDA1328T

---

**NOTES**

# Philips Semiconductors – a worldwide company

**Argentina:** see South America

**Australia:** 3 Figtree Drive, HOMEBUSH, NSW 2140,  
Tel. +61 2 9704 8141, Fax. +61 2 9704 8139

**Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,  
Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

**Belarus:** Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,  
220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

**Belgium:** see The Netherlands

**Brazil:** see South America

**Bulgaria:** Philips Bulgaria Ltd., Energoproject, 15th floor,  
51 James Bourchier Blvd., 1407 SOFIA,  
Tel. +359 2 68 9211, Fax. +359 2 68 9102

**Canada:** PHILIPS SEMICONDUCTORS/COMPONENTS,  
Tel. +1 800 234 7381, Fax. +1 800 943 0087

**China/Hong Kong:** 501 Hong Kong Industrial Technology Centre,  
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,  
Tel. +852 2319 7888, Fax. +852 2319 7700

**Colombia:** see South America

**Czech Republic:** see Austria

**Denmark:** Sydhavnsgade 23, 1780 COPENHAGEN V,  
Tel. +45 33 29 3333, Fax. +45 33 29 3905

**Finland:** Sinikalliontie 3, FIN-02630 ESPOO,  
Tel. +358 9 615 800, Fax. +358 9 6158 0920

**France:** 7 - 9 Rue du Mont Valérien, BP317, 92156 SURESNES Cedex,  
Tel. +33 1 4728 6600, Fax. +33 1 4728 6638

**Germany:** Hammerbrookstraße 69, D-20097 HAMBURG,  
Tel. +49 40 2353 60, Fax. +49 40 2353 6300

**Hungary:** Philips Hungary Ltd., H-1119 Budapest, Fehervari ut 84/A,  
Tel: +36 1 382 1700, Fax: +36 1 382 1800

**India:** Philips INDIA Ltd, Band Box Building, 2nd floor,  
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,  
Tel. +91 22 493 8541, Fax. +91 22 493 0966

**Indonesia:** PT Philips Development Corporation, Semiconductors Division,  
Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510,  
Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

**Ireland:** Newstead, Clonskeagh, DUBLIN 14,  
Tel. +353 1 7640 000, Fax. +353 1 7640 200

**Israel:** RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,  
TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

**Italy:** PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),  
Tel. +39 039 203 6838, Fax +39 039 203 6800

**Japan:** Philips Bldg 13-37, Kohnan 2-chome, Minato-ku,  
TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

**Korea:** Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,  
Tel. +82 2 709 1412, Fax. +82 2 709 1415

**Malaysia:** No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,  
Tel. +60 3 750 5214, Fax. +60 3 757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,  
Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

**Middle East:** see Italy

**Netherlands:** Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,  
Tel. +31 40 27 82785, Fax. +31 40 27 88399

**New Zealand:** 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,  
Tel. +64 9 849 4160, Fax. +64 9 849 7811

**Norway:** Box 1, Manglerud 0612, OSLO,  
Tel. +47 22 74 8000, Fax. +47 22 74 8341

**Pakistan:** see Singapore

**Philippines:** Philips Semiconductors Philippines Inc.,  
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,  
Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

**Poland:** Al.Jerozolimskie 195 B, 02-222 WARSAW,  
Tel. +48 22 5710 000, Fax. +48 22 5710 001

**Portugal:** see Spain

**Romania:** see Italy

**Russia:** Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,  
Tel. +7 095 755 6918, Fax. +7 095 755 6919

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 319762,  
Tel. +65 350 2538, Fax. +65 251 6500

**Slovakia:** see Austria

**Slovenia:** see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,  
2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,  
Tel. +27 11 471 5401, Fax. +27 11 471 5398

**South America:** Al. Vicente Pinzon, 173, 6th floor,  
04547-130 SÃO PAULO, SP, Brazil,  
Tel. +55 11 821 2333, Fax. +55 11 821 2382

**Spain:** Balmes 22, 08007 BARCELONA,  
Tel. +34 93 301 6312, Fax. +34 93 301 4107

**Sweden:** Kottbygatan 7, Akalla, S-16485 STOCKHOLM,  
Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,  
Tel. +41 1 488 2741 Fax. +41 1 488 3263

**Taiwan:** Philips Semiconductors, 5F, No. 96, Chien Kuo N. Rd., Sec. 1,  
TAIPEI, Taiwan Tel. +886 2 2134 2451, Fax. +886 2 2134 2874

**Thailand:** PHILIPS ELECTRONICS (THAILAND) Ltd.,  
60/14 MOO 11, Bangna Trad Road KM. 3, Bangna, BANGKOK 10260,  
Tel. +66 2 361 7910, Fax. +66 2 398 3447

**Turkey:** Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,  
ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

**Ukraine:** PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,  
252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

**United Kingdom:** Philips Semiconductors Ltd., 276 Bath Road, Hayes,  
MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421

**United States:** 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,  
Tel. +1 800 234 7381, Fax. +1 800 943 0087

**Uruguay:** see South America

**Vietnam:** see Singapore

**Yugoslavia:** PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,  
Tel. +381 11 3341 299, Fax.+381 11 3342 553

**For all other countries apply to:** Philips Semiconductors,  
Marketing Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN,  
The Netherlands, Fax. +31 40 27 24825

**Internet:** <http://www.semiconductors.philips.com>

© Philips Electronics N.V. 2001

SCA 72

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753503/03/pp28

Date of release: 2001 Mar 27

Document order number: 9397 750 08101

*Let's make things better.*

**Philips**  
**Semiconductors**



**PHILIPS**